IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2019-03-04 16:10
Proposal of an Izhikevich Model Neuron MOS Circuit
Yuki Tamura, Satoshi Moriya, Tatsuki Kato, Masao Sakuraba, Yoshihiko Horio, Shigeo Sato (Tohoku Univ.) NC2018-60
Abstract (in Japanese) (See Japanese page) 
(in English) The Izhikevich neuron model, which can reproduce various spike activities with a small amount of calculation, is indispensable to construct a new hardware for high order and low power information processing like biological neural network. In the previous report, in order to implement an Izhikevich model neuron circuit composed of MOS transistors, which has been reported by Wijekoon in 2008, using the state-of-the-art semiconductor manufacturing process, we analyzed the circuit operation by SPICE simulation assuming that supply voltage is 1.0V, and clarified the point of improvement that the bias voltage range, in which the circuit generates specific spike activities is quite limited. Furthermore, we clarified the difference the Izhikevich neuron model and the original MOS circuit, which leads to this difficulty. In this research, we propose a new Izhikevich model neuron circuit based on these findings, and investigate the circuit dynamics by null-cline analysis and SPICE simulation. The dynamics of the proposed MOS circuit becomes close to that of the Izhikevich neuron model, while preserving the same spike activities of the original MOS circuit. Thus we succeeded in expanding the bias voltage range required for desired operation.
Keyword (in Japanese) (See Japanese page) 
(in English) Izhikevich Neuron Model / Analog Neuron Circuit / SPICE Simulation / Null-cline Analysis / / / /  
Reference Info. IEICE Tech. Rep., vol. 118, no. 470, NC2018-60, pp. 93-93, March 2019.
Paper # NC2018-60 
Date of Issue 2019-02-25 (NC) 
ISSN Online edition: ISSN 2432-6380
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF NC2018-60

Conference Information
Committee NC MBE  
Conference Date 2019-03-04 - 2019-03-06 
Place (in Japanese) (See Japanese page) 
Place (in English) University of Electro Communications 
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To NC 
Conference Code 2019-03-NC-MBE 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Proposal of an Izhikevich Model Neuron MOS Circuit 
Sub Title (in English)  
Keyword(1) Izhikevich Neuron Model  
Keyword(2) Analog Neuron Circuit  
Keyword(3) SPICE Simulation  
Keyword(4) Null-cline Analysis  
1st Author's Name Yuki Tamura  
1st Author's Affiliation Tohoku University (Tohoku Univ.)
2nd Author's Name Satoshi Moriya  
2nd Author's Affiliation Tohoku University (Tohoku Univ.)
3rd Author's Name Tatsuki Kato  
3rd Author's Affiliation Tohoku University (Tohoku Univ.)
4th Author's Name Masao Sakuraba  
4th Author's Affiliation Tohoku University (Tohoku Univ.)
5th Author's Name Yoshihiko Horio  
5th Author's Affiliation Tohoku University (Tohoku Univ.)
6th Author's Name Shigeo Sato  
6th Author's Affiliation Tohoku University (Tohoku Univ.)
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2019-03-04 16:10:00 
Presentation Time 25 minutes 
Registration for NC 
Paper # NC2018-60 
Volume (vol) vol.118 
Number (no) no.470 
Page p.93 
Date of Issue 2019-02-25 (NC) 

[Return to Top Page]

[Return to IEICE Web Page]

The Institute of Electronics, Information and Communication Engineers (IEICE), Japan