Information: Join today and make your research activities more affordable! Technical workshop participation fees and annual registration fees are available at member rates.
Notice: [Important] Announcement of Changes to Registration Fee Payment and Manuscript Upload Procedures for IEICE Technical Meetings
IEICE Technical Committee Submission System
Conference Paper's Information		 Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2020-03-05 13:25
A Study Toward Binary Code Generation Using Neural Programmer-Interpreters
Masahiko Tsuyama, Ryusuke Miyamoto (Meiji Univ.) VLD2019-115 HWS2019-88
Abstract (in Japanese) (See Japanese page) 
(in English) Recent advances in machine learning enables computers to learn algorithms to solve several tasks. Neu-
ral Programmer-Interpretersis one of the most famous scheme to learn algorithms, which uses input and output
data as training samples. In Neural Programmer-Interpreters, basic functions to express algorithm must be given
before training to learn algorithms from given training samples. If the basic fucntions are designed considering an
instruction set of a CPU, Neural Programmer-Interpretersmay produce binary code that can be excuted on the CPU.
To confirm this idea, this paper tries to train a classifier by Neural Programmer-Interpretersusing basic functions
similar to the instruction set of RISC-V.
Keyword (in Japanese) (See Japanese page) 
(in English) Neural Programmer-Interpreters / Instruction set / Soft-multiplication / Binary code / / / /  
Reference Info. IEICE Tech. Rep., vol. 119, no. 443, VLD2019-115, pp. 125-130, March 2020.
Paper # VLD2019-115 
Date of Issue 2020-02-26 (VLD, HWS) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction		 All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF VLD2019-115 HWS2019-88

Conference Information
Committee HWS VLD  
Conference Date 2020-03-04 - 2020-03-07 
Place (in Japanese) (See Japanese page) 
Place (in English) Okinawa Ken Seinen Kaikan 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Design Technology for System-on-Silicon, Hardware Security, etc. 
Paper Information
Registration To VLD 
Conference Code 2020-03-HWS-VLD 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) A Study Toward Binary Code Generation Using Neural Programmer-Interpreters 
Sub Title (in English)  
Keyword(1) Neural Programmer-Interpreters  
Keyword(2) Instruction set  
Keyword(3) Soft-multiplication  
Keyword(4) Binary code  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Masahiko Tsuyama  
1st Author's Affiliation Meiji University (Meiji Univ.)
2nd Author's Name Ryusuke Miyamoto  
2nd Author's Affiliation Meiji University (Meiji Univ.)
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
21st Author's Name  
21st Author's Affiliation ()
22nd Author's Name  
22nd Author's Affiliation ()
23rd Author's Name  
23rd Author's Affiliation ()
24th Author's Name  
24th Author's Affiliation ()
25th Author's Name  
25th Author's Affiliation ()
26th Author's Name / /
26th Author's Affiliation ()
()
27th Author's Name / /
27th Author's Affiliation ()
()
28th Author's Name / /
28th Author's Affiliation ()
()
29th Author's Name / /
29th Author's Affiliation ()
()
30th Author's Name / /
30th Author's Affiliation ()
()
31st Author's Name / /
31st Author's Affiliation ()
()
32nd Author's Name / /
32nd Author's Affiliation ()
()
33rd Author's Name / /
33rd Author's Affiliation ()
()
34th Author's Name / /
34th Author's Affiliation ()
()
35th Author's Name / /
35th Author's Affiliation ()
()
36th Author's Name / /
36th Author's Affiliation ()
()
Speaker Author-1 
Date Time 2020-03-05 13:25:00 
Presentation Time 25 minutes 
Registration for VLD 
Paper # VLD2019-115, HWS2019-88 
Volume (vol) vol.119 
Number (no) no.443(VLD), no.444(HWS) 
Page pp.125-130 
#Pages 6 
Date of Issue 2020-02-26 (VLD, HWS) 

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan