Information: Join today and make your research activities more affordable! Technical workshop participation fees and annual registration fees are available at member rates.
Notice: [Important] Announcement of Changes to Registration Fee Payment and Manuscript Upload Procedures for IEICE Technical Meetings
IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2020-08-07 11:25
Gate-all-around p-type poly-Si junctionless nanowire transistor with steep subthreshold slope
Min-Ju Ahn, Takuya Saraya, Masaharu Kobayashi, Toshiro Hiramoto (IIS, Tokyo Univ.) SDM2020-9 ICD2020-9
Abstract (in Japanese) (See Japanese page) 
(in English) In this work, GAA p-type junctionless nanowire transistor with BF2+ implanted poly-Si channel have been fabricated and evaluated. It exhibits excellent subthreshold slope (SS) close to ideal SS value as well as high on/off current ratio and low off-current. It is mainly attributted to that fluorine ions introduced during BF2+ implantation can produce high quaility of poly-Si channel by effectively passivating grain boundary defects, and segregation of boron ions during high temperature channel thinning process, which results in larger grain size (reduced grain boundary defects) and reduced channel concentration.
Keyword (in Japanese) (See Japanese page) 
(in English) Gate-all-around / Junctionless / Poly-Si / Fluorine passivation / / / /  
Reference Info. IEICE Tech. Rep., vol. 120, no. 126, SDM2020-9, pp. 41-46, Aug. 2020.
Paper # SDM2020-9 
Date of Issue 2020-07-30 (SDM, ICD) 
ISSN Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF SDM2020-9 ICD2020-9

Conference Information
Committee ICD SDM ITE-IST  
Conference Date 2020-08-06 - 2020-08-07 
Place (in Japanese) (See Japanese page) 
Place (in English) Online 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Analog, Mixed Analog and Digital, RF, and Sensor Interface, Low Voltage/Low Power Techniques, Novel Devices/Circuits, and the Applications 
Paper Information
Registration To SDM 
Conference Code 2020-08-ICD-SDM-IST 
Language English 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Gate-all-around p-type poly-Si junctionless nanowire transistor with steep subthreshold slope 
Sub Title (in English)  
Keyword(1) Gate-all-around  
Keyword(2) Junctionless  
Keyword(3) Poly-Si  
Keyword(4) Fluorine passivation  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Min-Ju Ahn  
1st Author's Affiliation Institute of Industrial Science, The University of Tokyo (IIS, Tokyo Univ.)
2nd Author's Name Takuya Saraya  
2nd Author's Affiliation Institute of Industrial Science, The University of Tokyo (IIS, Tokyo Univ.)
3rd Author's Name Masaharu Kobayashi  
3rd Author's Affiliation Institute of Industrial Science, The University of Tokyo (IIS, Tokyo Univ.)
4th Author's Name Toshiro Hiramoto  
4th Author's Affiliation Institute of Industrial Science, The University of Tokyo (IIS, Tokyo Univ.)
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
21st Author's Name  
21st Author's Affiliation ()
22nd Author's Name  
22nd Author's Affiliation ()
23rd Author's Name  
23rd Author's Affiliation ()
24th Author's Name  
24th Author's Affiliation ()
25th Author's Name  
25th Author's Affiliation ()
26th Author's Name / /
26th Author's Affiliation ()
()
27th Author's Name / /
27th Author's Affiliation ()
()
28th Author's Name / /
28th Author's Affiliation ()
()
29th Author's Name / /
29th Author's Affiliation ()
()
30th Author's Name / /
30th Author's Affiliation ()
()
31st Author's Name / /
31st Author's Affiliation ()
()
32nd Author's Name / /
32nd Author's Affiliation ()
()
33rd Author's Name / /
33rd Author's Affiliation ()
()
34th Author's Name / /
34th Author's Affiliation ()
()
35th Author's Name / /
35th Author's Affiliation ()
()
36th Author's Name / /
36th Author's Affiliation ()
()
Speaker Author-1 
Date Time 2020-08-07 11:25:00 
Presentation Time 25 minutes 
Registration for SDM 
Paper # SDM2020-9, ICD2020-9 
Volume (vol) vol.120 
Number (no) no.126(SDM), no.127(ICD) 
Page pp.41-46 
#Pages
Date of Issue 2020-07-30 (SDM, ICD) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan