Information: Join today and make your research activities more affordable! Technical workshop participation fees and annual registration fees are available at member rates.
Notice: [Important] Announcement of Changes to Registration Fee Payment and Manuscript Upload Procedures for IEICE Technical Meetings
IEICE Technical Committee Submission System
Conference Paper's Information		 Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2020-11-06 11:45
Encodings and Numbers of Ciphertexts in Garbled Circuits on Three-valued Logic
Shunsuke Hayashi, Taroh Sasaki, Atsushi Fujioka (Kanagawa Univ.) ISEC2020-35 SITE2020-32 LOIS2020-15
Abstract (in Japanese) (See Japanese page) 
(in English) Reducing the number of ciphertexts in a garbled circuit, a realization
method of secure computation, has been researched.
Lindell et al. proposed four encodings in a three-valued logic,
proposed by Kleene, and examined the numbers of ciphertexts.
However, we have another three-valued logic, proposed by Bochvar.
In ISEC2019-56, we examined the numbers of ciphertexts in
the Bochvar's logic with the encodings, and showed that the Natural
3VL-Boolean Encoding archives the smallest number of ciphertexts.

Furthermore, only four encodings were considered in the above, and,
thus, we extended the encoding methods, examined the numbers of
ciphertexts in the Bochvar's logic with (a part of) encodings, and
found encodings which archive the smallest number of
ciphertexts in SCIS2020.
This report examines the numbers of ciphertexts in the Bochvar's logic
with the rest of encodings and in the Kleene's logic with the
encodings, and showed them.
Keyword (in Japanese) (See Japanese page) 
(in English) three-valued logic / garbled circuit / the number of ciphertexts / / / / /  
Reference Info. IEICE Tech. Rep., vol. 120, no. 224, ISEC2020-35, pp. 19-25, Nov. 2020.
Paper # ISEC2020-35 
Date of Issue 2020-10-30 (ISEC, SITE, LOIS) 
ISSN Online edition: ISSN 2432-6380
Copyright
and
reproduction		 All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF ISEC2020-35 SITE2020-32 LOIS2020-15

Conference Information
Committee LOIS ISEC SITE  
Conference Date 2020-11-06 - 2020-11-06 
Place (in Japanese) (See Japanese page) 
Place (in English) Online 
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To ISEC 
Conference Code 2020-11-LOIS-ISEC-SITE 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Encodings and Numbers of Ciphertexts in Garbled Circuits on Three-valued Logic 
Sub Title (in English)  
Keyword(1) three-valued logic  
Keyword(2) garbled circuit  
Keyword(3) the number of ciphertexts  
Keyword(4)  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Shunsuke Hayashi  
1st Author's Affiliation Kanagawa University (Kanagawa Univ.)
2nd Author's Name Taroh Sasaki  
2nd Author's Affiliation Kanagawa University (Kanagawa Univ.)
3rd Author's Name Atsushi Fujioka  
3rd Author's Affiliation Kanagawa University (Kanagawa Univ.)
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
21st Author's Name  
21st Author's Affiliation ()
22nd Author's Name  
22nd Author's Affiliation ()
23rd Author's Name  
23rd Author's Affiliation ()
24th Author's Name  
24th Author's Affiliation ()
25th Author's Name  
25th Author's Affiliation ()
26th Author's Name / /
26th Author's Affiliation ()
()
27th Author's Name / /
27th Author's Affiliation ()
()
28th Author's Name / /
28th Author's Affiliation ()
()
29th Author's Name / /
29th Author's Affiliation ()
()
30th Author's Name / /
30th Author's Affiliation ()
()
31st Author's Name / /
31st Author's Affiliation ()
()
32nd Author's Name / /
32nd Author's Affiliation ()
()
33rd Author's Name / /
33rd Author's Affiliation ()
()
34th Author's Name / /
34th Author's Affiliation ()
()
35th Author's Name / /
35th Author's Affiliation ()
()
36th Author's Name / /
36th Author's Affiliation ()
()
Speaker Author-1 
Date Time 2020-11-06 11:45:00 
Presentation Time 25 minutes 
Registration for ISEC 
Paper # ISEC2020-35, SITE2020-32, LOIS2020-15 
Volume (vol) vol.120 
Number (no) no.224(ISEC), no.225(SITE), no.226(LOIS) 
Page pp.19-25 
#Pages 7 
Date of Issue 2020-10-30 (ISEC, SITE, LOIS) 

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan