IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2023-05-30 11:15
Acceleration of Quantum Circuit Simulation through Low-level Optimization
Nilton Filho, Taketoshi Iyota (Soka Univ.)
Abstract (in Japanese) (See Japanese page) 
(in English) Simulating quantum computation on a classical computer has many applications, including verification of quantum algorithms and design tools for quantum algorithms.
In this research, we design an architecture of classical hardware specifically for simulating quantum computation, and optimize the quantum circuits that run on the architecture to achieve faster simulations than in previous research. The internal architecture aims to improve efficiency of resource use by optimizing the feasibility and cost of general computations.
We also implement the designed architecture on a commercial FPGA device and implement several quantum algorithms to evaluate the performance of our architecture.


量子コンピュータ,量子回路最適化,量子情報,量子アルゴリズム,FPGA,コンピュータアーキテクチャ,命令セットアーキテクチャ,デジタル回路
Keyword (in Japanese) (See Japanese page) 
(in English) Quantum computer / Quantum circuit optimization / Quantum information / Quantum algorithm / FPGA / Computer architecture / Instruction Set Architecture / Digital circuit  
Reference Info. IEICE Tech. Rep.
Paper #  
Date of Issue  
ISSN  
Download PDF

Conference Information
Committee QIT  
Conference Date 2023-05-29 - 2023-05-30 
Place (in Japanese) (See Japanese page) 
Place (in English) Katsura Campus, Kyoto University 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Quantum Information 
Paper Information
Registration To QIT 
Conference Code 2023-05-QIT 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Acceleration of Quantum Circuit Simulation through Low-level Optimization 
Sub Title (in English)  
Keyword(1) Quantum computer  
Keyword(2) Quantum circuit optimization  
Keyword(3) Quantum information  
Keyword(4) Quantum algorithm  
Keyword(5) FPGA  
Keyword(6) Computer architecture  
Keyword(7) Instruction Set Architecture  
Keyword(8) Digital circuit  
1st Author's Name Nilton Filho  
1st Author's Affiliation Soka University (Soka Univ.)
2nd Author's Name Taketoshi Iyota  
2nd Author's Affiliation Soka University (Soka Univ.)
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2023-05-30 11:15:00 
Presentation Time 15 minutes 
Registration for QIT 
Paper #  
Volume (vol) vol. 
Number (no)  
Page  
#Pages  
Date of Issue  


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan