Information: Join today and make your research activities more affordable! Technical workshop participation fees and annual registration fees are available at member rates.
Notice: [Important] Announcement of Changes to Registration Fee Payment and Manuscript Upload Procedures for IEICE Technical Meetings
IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2023-05-30 14:15
Circuit optimization of quantum phase estimation with Pauli product set
Yuki Koizumi (Tokyo Univ.), Yasunari Suzuki, Yuuki Tokunaga (NTT CD Labs)
Abstract (in Japanese) (See Japanese page) 
(in English) Quantum phase estimation is a quantum algorithm that can extract Hamiltonian spectra, and it is suggested as one of the practical approaches that can demonstrate quantum computational advantage with an early fault-tolerant quantum computation~(FTQC). Recent works use a technique called qubitizaition to construct its quantum circuits since it requires fewer resources than the prior methods. texttt{SELECT} operations are one of the dominant circuit elements in quantum circuits for qubitization-based quantum phase estimation. Therefore, the circuit optimization for them is essential to demonstrate computational advantage with smaller FTQCs. In this paper, we propose a general framework to optimize texttt{SELECT} operations by utilizing the structure of Pauli-product sets in Hamiltonian terms. Our framework enables us to reduce the number and depth of high-cost operations, T gates, for texttt{SELECT} operations. To benchmark the performance of our framework, we applied the proposed method to the texttt{SELECT} operations for several important Hamiltonian models. As a result, the number of T gates for the Schwinger model is reduced quadratically, and the depth of T gates for the Hubbard model is reduced by 2.5 times by consuming an acceptable number of ancillary qubits.
Keyword (in Japanese) (See Japanese page) 
(in English) Fault-Tolerant Quantum Computation / Quantum Phase Estimation / Qubitization / SELECT operations / / / /  
Reference Info. IEICE Tech. Rep.
Paper #  
Date of Issue  
ISSN  
Download PDF

Conference Information
Committee QIT  
Conference Date 2023-05-29 - 2023-05-30 
Place (in Japanese) (See Japanese page) 
Place (in English) Katsura Campus, Kyoto University 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Quantum Information 
Paper Information
Registration To QIT 
Conference Code 2023-05-QIT 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Circuit optimization of quantum phase estimation with Pauli product set 
Sub Title (in English)  
Keyword(1) Fault-Tolerant Quantum Computation  
Keyword(2) Quantum Phase Estimation  
Keyword(3) Qubitization  
Keyword(4) SELECT operations  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Yuki Koizumi  
1st Author's Affiliation the University of Tokyo (Tokyo Univ.)
2nd Author's Name Yasunari Suzuki  
2nd Author's Affiliation NTT Computer and Data Science Laboratories (NTT CD Labs)
3rd Author's Name Yuuki Tokunaga  
3rd Author's Affiliation NTT Computer and Data Science Laboratories (NTT CD Labs)
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
21st Author's Name  
21st Author's Affiliation ()
22nd Author's Name  
22nd Author's Affiliation ()
23rd Author's Name  
23rd Author's Affiliation ()
24th Author's Name  
24th Author's Affiliation ()
25th Author's Name  
25th Author's Affiliation ()
26th Author's Name / /
26th Author's Affiliation ()
()
27th Author's Name / /
27th Author's Affiliation ()
()
28th Author's Name / /
28th Author's Affiliation ()
()
29th Author's Name / /
29th Author's Affiliation ()
()
30th Author's Name / /
30th Author's Affiliation ()
()
31st Author's Name / /
31st Author's Affiliation ()
()
32nd Author's Name / /
32nd Author's Affiliation ()
()
33rd Author's Name / /
33rd Author's Affiliation ()
()
34th Author's Name / /
34th Author's Affiliation ()
()
35th Author's Name / /
35th Author's Affiliation ()
()
36th Author's Name / /
36th Author's Affiliation ()
()
Speaker Author-1 
Date Time 2023-05-30 14:15:00 
Presentation Time 15 minutes 
Registration for QIT 
Paper #  
Volume (vol) vol. 
Number (no)  
Page  
#Pages  
Date of Issue  


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan