Information: Join today and make your research activities more affordable! Technical workshop participation fees and annual registration fees are available at member rates.
Notice: [Important] Announcement of Changes to Registration Fee Payment and Manuscript Upload Procedures for IEICE Technical Meetings
IEICE Technical Committee Submission System
Conference Paper's Information		 Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2024-07-12 10:40
Two-Power-Level Impedance Match for Asymmetric Outphasing Amplifier
Takashi Maehata, Shuichi Nishimura, Takashi Sumiyoshi (SEI) EMT2024-37 MW2024-61 OPE2024-40 EST2024-38 MWPTHz2024-44
Abstract (in Japanese) (See Japanese page) 
(in English) Outphasing amplifiers (OPAs) have attracted attention as amplifiers that achieve high efficiency from saturated output to high backoff output. Mixed mode Symmetric Outphasing Amplifier (MSOPA), which changes amplitude as well as phase below high backoff, is also attracting attention. Conventionally, an outphasing amplifier consists of two amplifiers with the same saturated output power and a chirex power combiner. In this paper, we propose a mixed mode asymmetric outphasing amplifier (MAOPA) using two amplifiers with different saturated output power to achieve higher efficiency at backoff output. The design of the output matching circuit for MAOPA requires the output ports of two amplifiers and two power conditions, i.e., four matching conditions must be realized simultaneously. However, the four matching conditions interfere with each other, making circuit design and evaluation difficult. Therefore, this paper proposes a design method for MAOPA design in which the four matching conditions can be adjusted independently. The proposed method first derives an analytical solution to match optimal loads under two power conditions using the invariants of a lossless matching circuit. Based on this analytical solution, impedance transformation to resistive loads by matching circuits using offset lines enables the design of each amplifier and power combiner, independently.
Keyword (in Japanese) (See Japanese page) 
(in English) Outphasing / Invariant / Matching Network / / / / /  
Reference Info. IEICE Tech. Rep., vol. 124, no. 96, MW2024-61, pp. 152-157, July 2024.
Paper # MW2024-61 
Date of Issue 2024-07-04 (EMT, MW, OPE, EST, MWPTHz) 
ISSN Online edition: ISSN 2432-6380
Copyright
and
reproduction		 All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF EMT2024-37 MW2024-61 OPE2024-40 EST2024-38 MWPTHz2024-44

Conference Information
Committee MW EMT OPE MWPTHz EST IEE-EMT  
Conference Date 2024-07-11 - 2024-07-12 
Place (in Japanese) (See Japanese page) 
Place (in English) otaru-shimin-kaikan 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Workshop on Optical and Microwave technologies 
Paper Information
Registration To MW 
Conference Code 2024-07-MW-EMT-OPE-MWPTHz-EST-EMT 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Two-Power-Level Impedance Match for Asymmetric Outphasing Amplifier 
Sub Title (in English)  
Keyword(1) Outphasing  
Keyword(2) Invariant  
Keyword(3) Matching Network  
Keyword(4)  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Takashi Maehata  
1st Author's Affiliation Sumitomo Electric Industries, Ltd. (SEI)
2nd Author's Name Shuichi Nishimura  
2nd Author's Affiliation Sumitomo Electric Industries, Ltd. (SEI)
3rd Author's Name Takashi Sumiyoshi  
3rd Author's Affiliation Sumitomo Electric Industries, Ltd. (SEI)
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
21st Author's Name  
21st Author's Affiliation ()
22nd Author's Name  
22nd Author's Affiliation ()
23rd Author's Name  
23rd Author's Affiliation ()
24th Author's Name  
24th Author's Affiliation ()
25th Author's Name  
25th Author's Affiliation ()
26th Author's Name / /
26th Author's Affiliation ()
()
27th Author's Name / /
27th Author's Affiliation ()
()
28th Author's Name / /
28th Author's Affiliation ()
()
29th Author's Name / /
29th Author's Affiliation ()
()
30th Author's Name / /
30th Author's Affiliation ()
()
31st Author's Name / /
31st Author's Affiliation ()
()
32nd Author's Name / /
32nd Author's Affiliation ()
()
33rd Author's Name / /
33rd Author's Affiliation ()
()
34th Author's Name / /
34th Author's Affiliation ()
()
35th Author's Name / /
35th Author's Affiliation ()
()
36th Author's Name / /
36th Author's Affiliation ()
()
Speaker Author-1 
Date Time 2024-07-12 10:40:00 
Presentation Time 25 minutes 
Registration for MW 
Paper # EMT2024-37, MW2024-61, OPE2024-40, EST2024-38, MWPTHz2024-44 
Volume (vol) vol.124 
Number (no) no.95(EMT), no.96(MW), no.97(OPE), no.98(EST), no.99(MWPTHz) 
Page pp.152-157 
#Pages 6 
Date of Issue 2024-07-04 (EMT, MW, OPE, EST, MWPTHz) 

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan