Information: Join today and make your research activities more affordable! Technical workshop participation fees and annual registration fees are available at member rates.
Notice: [Important] Announcement of Changes to Registration Fee Payment and Manuscript Upload Procedures for IEICE Technical Meetings
IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2025-01-29 13:35
[Invited Talk] Vertical-channel Crystalline In2O3 FET with a Pulled-up Gate, Monolithically Stacked on Si CMOS, Achieving 112.2 μA/μm On-state Current
Shoki Miyata, Kazuma Furutani, Yusuke Komura, Yoshinori Ando, Satoru Saito, Takeya Hirose, Fumito Isake, Hidekazu Miyairi, Hiroki Komagata, Haruki Katagiri, Takanori Matsuzaki, Tatsuya Onuki, Shunpei Yamazaki (SEL) SDM2024-66
Abstract (in Japanese) (See Japanese page) 
(in English) We propose a 1T1C DRAM as a memory for artificial intelligence, formed with a vertical capacitor (VC) and a vertical-channel field effect transistor (VFET) that can be monolithically stacked on Si CMOS. The VFET improved its transient characteristics by adopting a gate with a pulled-up structure that reduces gate resistance and capacitance. Furthermore, VFET achieved high on-state current by using a crystalline indium oxide as a channel material. The VFET reduces its capacitance by 63.2% and a sheet resistance of a gate wiring by 95.1% as compared with a conventional structure, and improves its on-state current 8.3 times as that of the conventional structure. The 1T1C DRAM including VC and VFET monolithically stacked on Si CMOS takes 5 ns for reading and 5.5 ns for writing, and retains data for longer than 100 sec at 125℃, which achieves high-speed access and long-term retention.
Keyword (in Japanese) (See Japanese page) 
(in English) Oxide Semiconductor / Memory / / / / / /  
Reference Info. IEICE Tech. Rep., vol. 124, no. 367, SDM2024-66, pp. 3-6, Jan. 2025.
Paper # SDM2024-66 
Date of Issue 2025-01-22 (SDM) 
ISSN Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF SDM2024-66

Conference Information
Committee SDM  
Conference Date 2025-01-29 - 2025-01-29 
Place (in Japanese) (See Japanese page) 
Place (in English) KIT Toranomon Graduate School 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Advanced semiconductor devices and processes (Special feature on IEDM) 
Paper Information
Registration To SDM 
Conference Code 2025-01-SDM 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Vertical-channel Crystalline In2O3 FET with a Pulled-up Gate, Monolithically Stacked on Si CMOS, Achieving 112.2 μA/μm On-state Current 
Sub Title (in English)  
Keyword(1) Oxide Semiconductor  
Keyword(2) Memory  
Keyword(3)  
Keyword(4)  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Shoki Miyata  
1st Author's Affiliation Semiconductor Energy Laboratory Co., Ltd., (SEL)
2nd Author's Name Kazuma Furutani  
2nd Author's Affiliation Semiconductor Energy Laboratory Co., Ltd., (SEL)
3rd Author's Name Yusuke Komura  
3rd Author's Affiliation Semiconductor Energy Laboratory Co., Ltd., (SEL)
4th Author's Name Yoshinori Ando  
4th Author's Affiliation Semiconductor Energy Laboratory Co., Ltd., (SEL)
5th Author's Name Satoru Saito  
5th Author's Affiliation Semiconductor Energy Laboratory Co., Ltd., (SEL)
6th Author's Name Takeya Hirose  
6th Author's Affiliation Semiconductor Energy Laboratory Co., Ltd., (SEL)
7th Author's Name Fumito Isake  
7th Author's Affiliation Semiconductor Energy Laboratory Co., Ltd., (SEL)
8th Author's Name Hidekazu Miyairi  
8th Author's Affiliation Semiconductor Energy Laboratory Co., Ltd., (SEL)
9th Author's Name Hiroki Komagata  
9th Author's Affiliation Semiconductor Energy Laboratory Co., Ltd., (SEL)
10th Author's Name Haruki Katagiri  
10th Author's Affiliation Semiconductor Energy Laboratory Co., Ltd., (SEL)
11th Author's Name Takanori Matsuzaki  
11th Author's Affiliation Semiconductor Energy Laboratory Co., Ltd., (SEL)
12th Author's Name Tatsuya Onuki  
12th Author's Affiliation Semiconductor Energy Laboratory Co., Ltd., (SEL)
13th Author's Name Shunpei Yamazaki  
13th Author's Affiliation Semiconductor Energy Laboratory Co., Ltd., (SEL)
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
21st Author's Name  
21st Author's Affiliation ()
22nd Author's Name  
22nd Author's Affiliation ()
23rd Author's Name  
23rd Author's Affiliation ()
24th Author's Name  
24th Author's Affiliation ()
25th Author's Name  
25th Author's Affiliation ()
26th Author's Name / /
26th Author's Affiliation ()
()
27th Author's Name / /
27th Author's Affiliation ()
()
28th Author's Name / /
28th Author's Affiliation ()
()
29th Author's Name / /
29th Author's Affiliation ()
()
30th Author's Name / /
30th Author's Affiliation ()
()
31st Author's Name / /
31st Author's Affiliation ()
()
32nd Author's Name / /
32nd Author's Affiliation ()
()
33rd Author's Name / /
33rd Author's Affiliation ()
()
34th Author's Name / /
34th Author's Affiliation ()
()
35th Author's Name / /
35th Author's Affiliation ()
()
36th Author's Name / /
36th Author's Affiliation ()
()
Speaker Author-1 
Date Time 2025-01-29 13:35:00 
Presentation Time 30 minutes 
Registration for SDM 
Paper # SDM2024-66 
Volume (vol) vol.124 
Number (no) no.367 
Page pp.3-6 
#Pages
Date of Issue 2025-01-22 (SDM) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan