Information: Join today and make your research activities more affordable! Technical workshop participation fees and annual registration fees are available at member rates.
Notice: [Important] Announcement of Changes to Registration Fee Payment and Manuscript Upload Procedures for IEICE Technical Meetings
IEICE Technical Committee Submission System
Conference Paper's Information		 Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2025-01-31 14:25
A Study on Utilization of Frequency Offsets for Packet-Level Index Modulation Using LoRa Signals
Mai Ohta (Fukuoka Univ.), Hiroki Matsuura (NATANE eICT Lab.), Takeo Fujii (UEC) SR2024-87
Abstract (in Japanese) (See Japanese page) 
(in English) Packet-Level Index Modulation (PLIM) has been proposed as a method to increase the number of transmitted bits by assigning symbols to time slots and channel indexes for transmitting packets in Low Power Wide Area (LPWA) systems. However, the low cost of the terminals that make up the LPWA network may cause index detection errors due to oscillator clock drift. In particular, the accuracy of oscillators such as microcontrollers that control the timing of packet transmission is expected to be lower than that of the oscillators that determine the signal frequency, making the effect of clock drift occurring on the time. In this paper, we propose a packet-level frequency offset index modulation that utilizes the frequency offset generated by the oscillator of a radio with higher accuracy. The effectiveness of the proposed method is evaluated by simulation.
Keyword (in Japanese) (See Japanese page) 
(in English) Low Power Wide Area (LPWA) / LoRa Modulation, / Packet-Level Index Modulation (PLIM) / Clock Drift / Frequency Offset / / /  
Reference Info. IEICE Tech. Rep., vol. 124, no. 369, SR2024-87, pp. 90-97, Jan. 2025.
Paper # SR2024-87 
Date of Issue 2025-01-23 (SR) 
ISSN Online edition: ISSN 2432-6380
Copyright
and
reproduction		 All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF SR2024-87

Conference Information
Committee SR  
Conference Date 2025-01-30 - 2025-01-31 
Place (in Japanese) (See Japanese page) 
Place (in English) Sunport Takamatsu 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Cognitive Radio, Dynamic Spectrum Sharing, Heterogeneous Network, SDN, AI/ML application 
Paper Information
Registration To SR 
Conference Code 2025-01-SR 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) A Study on Utilization of Frequency Offsets for Packet-Level Index Modulation Using LoRa Signals 
Sub Title (in English)  
Keyword(1) Low Power Wide Area (LPWA)  
Keyword(2) LoRa Modulation,  
Keyword(3) Packet-Level Index Modulation (PLIM)  
Keyword(4) Clock Drift  
Keyword(5) Frequency Offset  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Mai Ohta  
1st Author's Affiliation Fukuoka University (Fukuoka Univ.)
2nd Author's Name Hiroki Matsuura  
2nd Author's Affiliation NATANE eICT Lab. (NATANE eICT Lab.)
3rd Author's Name Takeo Fujii  
3rd Author's Affiliation The University of Electro-Communications (UEC)
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
21st Author's Name  
21st Author's Affiliation ()
22nd Author's Name  
22nd Author's Affiliation ()
23rd Author's Name  
23rd Author's Affiliation ()
24th Author's Name  
24th Author's Affiliation ()
25th Author's Name  
25th Author's Affiliation ()
26th Author's Name / /
26th Author's Affiliation ()
()
27th Author's Name / /
27th Author's Affiliation ()
()
28th Author's Name / /
28th Author's Affiliation ()
()
29th Author's Name / /
29th Author's Affiliation ()
()
30th Author's Name / /
30th Author's Affiliation ()
()
31st Author's Name / /
31st Author's Affiliation ()
()
32nd Author's Name / /
32nd Author's Affiliation ()
()
33rd Author's Name / /
33rd Author's Affiliation ()
()
34th Author's Name / /
34th Author's Affiliation ()
()
35th Author's Name / /
35th Author's Affiliation ()
()
36th Author's Name / /
36th Author's Affiliation ()
()
Speaker Author-1 
Date Time 2025-01-31 14:25:00 
Presentation Time 25 minutes 
Registration for SR 
Paper # SR2024-87 
Volume (vol) vol.124 
Number (no) no.369 
Page pp.90-97 
#Pages 8 
Date of Issue 2025-01-23 (SR) 

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan