Information: Join today and make your research activities more affordable! Technical workshop participation fees and annual registration fees are available at member rates.
Notice: [Important] Announcement of Changes to Registration Fee Payment and Manuscript Upload Procedures for IEICE Technical Meetings
IEICE Technical Committee Submission System
Conference Paper's Information		 Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2026-03-06 15:20
Performance Evaluation of FPGA and ASIC in Cryogenic Environments
Tomoki Takashima, Shuya Kon, Masashi Imai (Hirosaki Univ.) VLD2025-110 HWS2025-106 ICD2025-121
Abstract (in Japanese) (See Japanese page) 
(in English) Among the various types of quantum computers, superconducting quantum computers have advantages such as higher integration density and easier controllability compared with other approaches. However, because the quantum processor that hosts the qubits must be maintained at approximately 10 mK, heat inflow from external components, including control computers, becomes a critical issue. As a solution to this problem, the use of FPGAs operating in cryogenic environments of a few Kelvin has been proposed. In this study, we evaluate the performance of FPGAs in cryogenic environments. In addition, for a more detailed evaluation, we also investigate circuits implemented on ASICs.
Keyword (in Japanese) (See Japanese page) 
(in English) FPGA / ASIC / superconducting quantum computer / cryogenic / / / /  
Reference Info. IEICE Tech. Rep., vol. 125, no. 382, VLD2025-110, pp. 193-198, March 2026.
Paper # VLD2025-110 
Date of Issue 2026-02-25 (VLD, HWS, ICD) 
ISSN Online edition: ISSN 2432-6380
Copyright
and
reproduction		 All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF VLD2025-110 HWS2025-106 ICD2025-121

Conference Information
Committee ICD HWS VLD  
Conference Date 2026-03-04 - 2026-03-07 
Place (in Japanese) (See Japanese page) 
Place (in English)  
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To VLD 
Conference Code 2026-03-ICD-HWS-VLD 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Performance Evaluation of FPGA and ASIC in Cryogenic Environments 
Sub Title (in English)  
Keyword(1) FPGA  
Keyword(2) ASIC  
Keyword(3) superconducting quantum computer  
Keyword(4) cryogenic  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Tomoki Takashima  
1st Author's Affiliation Hirosaki University (Hirosaki Univ.)
2nd Author's Name Shuya Kon  
2nd Author's Affiliation Hirosaki University (Hirosaki Univ.)
3rd Author's Name Masashi Imai  
3rd Author's Affiliation Hirosaki University (Hirosaki Univ.)
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
21st Author's Name  
21st Author's Affiliation ()
22nd Author's Name  
22nd Author's Affiliation ()
23rd Author's Name  
23rd Author's Affiliation ()
24th Author's Name  
24th Author's Affiliation ()
25th Author's Name  
25th Author's Affiliation ()
26th Author's Name / /
26th Author's Affiliation ()
()
27th Author's Name / /
27th Author's Affiliation ()
()
28th Author's Name / /
28th Author's Affiliation ()
()
29th Author's Name / /
29th Author's Affiliation ()
()
30th Author's Name / /
30th Author's Affiliation ()
()
31st Author's Name / /
31st Author's Affiliation ()
()
32nd Author's Name / /
32nd Author's Affiliation ()
()
33rd Author's Name / /
33rd Author's Affiliation ()
()
34th Author's Name / /
34th Author's Affiliation ()
()
35th Author's Name / /
35th Author's Affiliation ()
()
36th Author's Name / /
36th Author's Affiliation ()
()
Speaker Author-1 
Date Time 2026-03-06 15:20:00 
Presentation Time 25 minutes 
Registration for VLD 
Paper # VLD2025-110, HWS2025-106, ICD2025-121 
Volume (vol) vol.125 
Number (no) no.382(VLD), no.383(HWS), no.384(ICD) 
Page pp.193-198 
#Pages 6 
Date of Issue 2026-02-25 (VLD, HWS, ICD) 

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan