Information: Join today and make your research activities more affordable! Technical workshop participation fees and annual registration fees are available at member rates.
Notice: [Important] Announcement of Changes to Registration Fee Payment and Manuscript Upload Procedures for IEICE Technical Meetings
IEICE Technical Committee Submission System
Conference Paper's Information		 Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2026-03-06 13:50
Transforming Programmable Switches into Turing-complete Computers
Yutaro Yoshinaka, Junji Takemasa (Univ. Osaka), Toru Hasegawa (Shimane Univ.), Yuki Koizumi (Univ. Osaka) NS2025-324
Abstract (in Japanese) (See Japanese page) 
(in English) This paper realizes a Turing-complete virtual machine on programmable switches. The construction begins with an implementation of a Turing machine, proceeds through a CPU equipped with a practical instruction set and a C-language compiler, and is ultimately extended to a virtual machine called Anomalocaris. Anomalocaris is optimized for the physical architecture of the Intel Tofino 2 programmable switch ASIC, along with functionalities analogous to an operating system, to achieve efficient instruction execution. We implement Anomalocaris on a real Tofino 2 programmable switch and evaluate it across computational tasks of varying complexity, demonstrating its computational universality and acceleration.
Keyword (in Japanese) (See Japanese page) 
(in English) Programmable switch / In-network computing / Turing completeness / Computer architecture / / / /  
Reference Info. IEICE Tech. Rep., vol. 125, no. 385, NS2025-324, pp. 603-608, March 2026.
Paper # NS2025-324 
Date of Issue 2026-02-25 (NS) 
ISSN Online edition: ISSN 2432-6380
Copyright
and
reproduction		 All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF NS2025-324

Conference Information
Committee IN NS  
Conference Date 2026-03-04 - 2026-03-06 
Place (in Japanese) (See Japanese page) 
Place (in English) Okinawa-Ken Shichoson Jichi Kaikan 
Topics (in Japanese) (See Japanese page) 
Topics (in English) General 
Paper Information
Registration To NS 
Conference Code 2026-03-IN-NS 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Transforming Programmable Switches into Turing-complete Computers 
Sub Title (in English)  
Keyword(1) Programmable switch  
Keyword(2) In-network computing  
Keyword(3) Turing completeness  
Keyword(4) Computer architecture  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Yutaro Yoshinaka  
1st Author's Affiliation The University of Osaka (Univ. Osaka)
2nd Author's Name Junji Takemasa  
2nd Author's Affiliation The University of Osaka (Univ. Osaka)
3rd Author's Name Toru Hasegawa  
3rd Author's Affiliation Shimane University (Shimane Univ.)
4th Author's Name Yuki Koizumi  
4th Author's Affiliation The University of Osaka (Univ. Osaka)
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
21st Author's Name  
21st Author's Affiliation ()
22nd Author's Name  
22nd Author's Affiliation ()
23rd Author's Name  
23rd Author's Affiliation ()
24th Author's Name  
24th Author's Affiliation ()
25th Author's Name  
25th Author's Affiliation ()
26th Author's Name / /
26th Author's Affiliation ()
()
27th Author's Name / /
27th Author's Affiliation ()
()
28th Author's Name / /
28th Author's Affiliation ()
()
29th Author's Name / /
29th Author's Affiliation ()
()
30th Author's Name / /
30th Author's Affiliation ()
()
31st Author's Name / /
31st Author's Affiliation ()
()
32nd Author's Name / /
32nd Author's Affiliation ()
()
33rd Author's Name / /
33rd Author's Affiliation ()
()
34th Author's Name / /
34th Author's Affiliation ()
()
35th Author's Name / /
35th Author's Affiliation ()
()
36th Author's Name / /
36th Author's Affiliation ()
()
Speaker Author-1 
Date Time 2026-03-06 13:50:00 
Presentation Time 25 minutes 
Registration for NS 
Paper # NS2025-324 
Volume (vol) vol.125 
Number (no) no.385 
Page pp.603-608 
#Pages 6 
Date of Issue 2026-02-25 (NS) 

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan