Information: Join today and make your research activities more affordable! Technical workshop participation fees and annual registration fees are available at member rates.
Notice: [Important] Announcement of Changes to Registration Fee Payment and Manuscript Upload Procedures for IEICE Technical Meetings
IEICE Technical Committee Submission System
Conference Paper's Information		 Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2026-06-02 11:15
A Control Point Insertion Method to Increase the Estimated Number of Distinguishable Fault Pairs at Register Transfer Level
Yeongkyeong Yun, Toshinori Hosokawa (Nihon Univ), Masayoshi Yoshimura (Kyoto Sangyo Univ), Koji Yamazaki (Meiji Univ), Masayuki Arai (Nihon Univ) CPSY2026-9 DC2026-9 RECONF2026-9
Abstract (in Japanese) (See Japanese page) 
(in English) In fault diagnosis for VLSIs, design-for-diagnosability methods at register transfer level have been proposed to improve diagnostic resolution. At register transfer level, it is considered important for improving diagnostic resolution that each hardware element pair in data-paths is distinguishable on one or more state transitions. The method that aims to maximize the estimated number of distinguishable fault pairs by assigning logical values to the don't care of control signals on each state transition using information obtained from structural symbolic simulation at register transfer level was proposed. On all state transitions that a hardware element pair is tested, there exist undistinguishable hardware element pairs whose set of observation points is identical. The existence of these undistinguishable hardware element pairs hinders the increase in the number of distinguishable fault pairs. This paper proposes a control point insertion method that focuses on multiplexers with inputs that are not powers of two in order to increase the estimated number of distinguishable fault pairs.
Keyword (in Japanese) (See Japanese page) 
(in English) fault diagnosis / register transfer level / design-for-diagnosability / control points / Estimated number of distinguishable fault pairs / / /  
Reference Info. IEICE Tech. Rep., vol. 126, no. 50, DC2026-9, pp. 44-49, June 2026.
Paper # DC2026-9 
Date of Issue 2026-05-25 (CPSY, DC, RECONF) 
ISSN Online edition: ISSN 2432-6380
Copyright
and
reproduction		 All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF CPSY2026-9 DC2026-9 RECONF2026-9

Conference Information
Committee CPSY DC RECONF IPSJ-ARC  
Conference Date 2026-06-01 - 2026-06-03 
Place (in Japanese) (See Japanese page) 
Place (in English)  
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To DC 
Conference Code 2026-06-CPSY-DC-RECONF-ARC 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) A Control Point Insertion Method to Increase the Estimated Number of Distinguishable Fault Pairs at Register Transfer Level 
Sub Title (in English)  
Keyword(1) fault diagnosis  
Keyword(2) register transfer level  
Keyword(3) design-for-diagnosability  
Keyword(4) control points  
Keyword(5) Estimated number of distinguishable fault pairs  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Yeongkyeong Yun  
1st Author's Affiliation Nihon University (Nihon Univ)
2nd Author's Name Toshinori Hosokawa  
2nd Author's Affiliation Nihon University (Nihon Univ)
3rd Author's Name Masayoshi Yoshimura  
3rd Author's Affiliation Kyoto Sangyo University (Kyoto Sangyo Univ)
4th Author's Name Koji Yamazaki  
4th Author's Affiliation Meiji University (Meiji Univ)
5th Author's Name Masayuki Arai  
5th Author's Affiliation Nihon University (Nihon Univ)
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
21st Author's Name  
21st Author's Affiliation ()
22nd Author's Name  
22nd Author's Affiliation ()
23rd Author's Name  
23rd Author's Affiliation ()
24th Author's Name  
24th Author's Affiliation ()
25th Author's Name  
25th Author's Affiliation ()
26th Author's Name / /
26th Author's Affiliation ()
()
27th Author's Name / /
27th Author's Affiliation ()
()
28th Author's Name / /
28th Author's Affiliation ()
()
29th Author's Name / /
29th Author's Affiliation ()
()
30th Author's Name / /
30th Author's Affiliation ()
()
31st Author's Name / /
31st Author's Affiliation ()
()
32nd Author's Name / /
32nd Author's Affiliation ()
()
33rd Author's Name / /
33rd Author's Affiliation ()
()
34th Author's Name / /
34th Author's Affiliation ()
()
35th Author's Name / /
35th Author's Affiliation ()
()
36th Author's Name / /
36th Author's Affiliation ()
()
Speaker Author-1 
Date Time 2026-06-02 11:15:00 
Presentation Time 20 minutes 
Registration for DC 
Paper # CPSY2026-9, DC2026-9, RECONF2026-9 
Volume (vol) vol.126 
Number (no) no.49(CPSY), no.50(DC), no.51(RECONF) 
Page pp.44-49 
#Pages 6 
Date of Issue 2026-05-25 (CPSY, DC, RECONF) 

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan