Information: Join today and make your research activities more affordable! Technical workshop participation fees and annual registration fees are available at member rates.
Notice: [Important] Announcement of Changes to Registration Fee Payment and Manuscript Upload Procedures for IEICE Technical Meetings
IEICE Technical Committee Submission System
Conference Paper's Information		 Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2026-06-04 15:15
Development of Hardware for 3D Rotation Drawing of 2D Sprites with Depth Consideration via High-Level Synthesis
Yuki Shimamura, Akira Yamawaki (KIT) SIS2026-4
Abstract (in Japanese) (See Japanese page) 
(in English) We are developing a hardware-oriented game software library suitable for automatic software-to-hardware conversion (high-level synthesis) to enable the development of high-performance, low-power game applications on FPGA-equipped mobile devices. By using this library, software processing that would otherwise increase power consumption can be implicitly executed as hardware on the FPGA. In this paper, we propose a hardware implementation method using high-level synthesis for 3D rotation of 2D sprites that takes depth into account via a Z-buffer. To fully leverage the hardware’s capabilities, we separate the read ports for sprites and the Z-buffer to eliminate physical port contention, aiming to implement an ideal pipeline that outputs processed pixels every clock cycle. Furthermore, we demonstrate the effectiveness of the proposed hardware through evaluation on actual hardware.
Keyword (in Japanese) (See Japanese page) 
(in English) FPGA / High-Level Synthesis / Hardware-Oriented Software programming / sprite / Z-buffer / rotation / /  
Reference Info. IEICE Tech. Rep., vol. 126, no. 54, SIS2026-4, pp. 16-20, June 2026.
Paper # SIS2026-4 
Date of Issue 2026-05-28 (SIS) 
ISSN Online edition: ISSN 2432-6380
Copyright
and
reproduction		 All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF SIS2026-4

Conference Information
Committee SIS  
Conference Date 2026-06-04 - 2026-06-05 
Place (in Japanese) (See Japanese page) 
Place (in English) Iwaki Business Innovation Center 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Intelligent Multimedia Systems, Applied Embedded Systems, Three-Dimensional Image Technology (3DIT), etc. 
Paper Information
Registration To SIS 
Conference Code 2026-06-SIS 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Development of Hardware for 3D Rotation Drawing of 2D Sprites with Depth Consideration via High-Level Synthesis 
Sub Title (in English)  
Keyword(1) FPGA  
Keyword(2) High-Level Synthesis  
Keyword(3) Hardware-Oriented Software programming  
Keyword(4) sprite  
Keyword(5) Z-buffer  
Keyword(6) rotation  
Keyword(7)  
Keyword(8)  
1st Author's Name Yuki Shimamura  
1st Author's Affiliation Kyushu Institute of Technology (KIT)
2nd Author's Name Akira Yamawaki  
2nd Author's Affiliation Kyushu Institute of Technology (KIT)
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
21st Author's Name  
21st Author's Affiliation ()
22nd Author's Name  
22nd Author's Affiliation ()
23rd Author's Name  
23rd Author's Affiliation ()
24th Author's Name  
24th Author's Affiliation ()
25th Author's Name  
25th Author's Affiliation ()
26th Author's Name / /
26th Author's Affiliation ()
()
27th Author's Name / /
27th Author's Affiliation ()
()
28th Author's Name / /
28th Author's Affiliation ()
()
29th Author's Name / /
29th Author's Affiliation ()
()
30th Author's Name / /
30th Author's Affiliation ()
()
31st Author's Name / /
31st Author's Affiliation ()
()
32nd Author's Name / /
32nd Author's Affiliation ()
()
33rd Author's Name / /
33rd Author's Affiliation ()
()
34th Author's Name / /
34th Author's Affiliation ()
()
35th Author's Name / /
35th Author's Affiliation ()
()
36th Author's Name / /
36th Author's Affiliation ()
()
Speaker Author-1 
Date Time 2026-06-04 15:15:00 
Presentation Time 20 minutes 
Registration for SIS 
Paper # SIS2026-4 
Volume (vol) vol.126 
Number (no) no.54 
Page pp.16-20 
#Pages 5 
Date of Issue 2026-05-28 (SIS) 

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan