Information: Join today and make your research activities more affordable! Technical workshop participation fees and annual registration fees are available at member rates.
Notice: [Important] Announcement of Changes to Registration Fee Payment and Manuscript Upload Procedures for IEICE Technical Meetings[Type 1 Only]
IEICE Technical Committee Submission System
Conference Paper's Information		 Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2026-10-23 10:15
Design and Evaluation of an All-Optical Pooling Circuit Using a 3×3 MMI Coupler and Delay Waveguides
Rintaro Azuma, Yuya Shoji (Science Tokyo) OCS2026-40 OPE2026-83 LQE2026-42
Abstract (in Japanese) (See Japanese page) 
(in English) Optical neural networks require not only high-speed matrix multiplication and convolution but also optical implementations of auxiliary operations to connect multiple layers without repeated optical-electrical conversion. We investigate a 3×3 average-pooling circuit in which nine pixels are encoded in three wavelengths and three time slots. A 3×3 multimode-interference coupler and waveguides with different delays are used to temporally overlap the optical signals. The two key components, a 3×3 MMI coupler and delay waveguides, were designed and fabricated on an SOI platform. Their transmission characteristics were measured to evaluate output splitting, length-dependent loss, and the effect of tapers introduced at waveguide bends.
Keyword (in Japanese) (See Japanese page) 
(in English) photonic neural network / silicon photonics / pooling / multimode interference coupler / delay waveguide / / /  
Reference Info. IEICE Tech. Rep., vol. 126, no. 205, OPE2026-83, pp. 101-106, Oct. 2026.
Paper # OPE2026-83 
Date of Issue 2026-10-15 (OCS, OPE, LQE) 
ISSN Online edition: ISSN 2432-6380
Copyright
and
reproduction		 All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF OCS2026-40 OPE2026-83 LQE2026-42

Conference Information
Committee OPE OCS LQE  
Conference Date 2026-10-22 - 2026-10-23 
Place (in Japanese) (See Japanese page) 
Place (in English)  
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To OPE 
Conference Code 2026-10-OPE-OCS-LQE 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Design and Evaluation of an All-Optical Pooling Circuit Using a 3×3 MMI Coupler and Delay Waveguides 
Sub Title (in English)  
Keyword(1) photonic neural network  
Keyword(2) silicon photonics  
Keyword(3) pooling  
Keyword(4) multimode interference coupler  
Keyword(5) delay waveguide  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Rintaro Azuma  
1st Author's Affiliation Institute of Science Tokyo (Science Tokyo)
2nd Author's Name Yuya Shoji  
2nd Author's Affiliation Institute of Science Tokyo (Science Tokyo)
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
21st Author's Name  
21st Author's Affiliation ()
22nd Author's Name  
22nd Author's Affiliation ()
23rd Author's Name  
23rd Author's Affiliation ()
24th Author's Name  
24th Author's Affiliation ()
25th Author's Name  
25th Author's Affiliation ()
26th Author's Name / /
26th Author's Affiliation ()
()
27th Author's Name / /
27th Author's Affiliation ()
()
28th Author's Name / /
28th Author's Affiliation ()
()
29th Author's Name / /
29th Author's Affiliation ()
()
30th Author's Name / /
30th Author's Affiliation ()
()
31st Author's Name / /
31st Author's Affiliation ()
()
32nd Author's Name / /
32nd Author's Affiliation ()
()
33rd Author's Name / /
33rd Author's Affiliation ()
()
34th Author's Name / /
34th Author's Affiliation ()
()
35th Author's Name / /
35th Author's Affiliation ()
()
36th Author's Name / /
36th Author's Affiliation ()
()
Speaker Author-1 
Date Time 2026-10-23 10:15:00 
Presentation Time 25 minutes 
Registration for OPE 
Paper # OCS2026-40, OPE2026-83, LQE2026-42 
Volume (vol) vol.126 
Number (no) no.204(OCS), no.205(OPE), no.206(LQE) 
Page pp.101-106 
#Pages 6 
Date of Issue 2026-10-15 (OCS, OPE, LQE) 

[Return to Top Page]

[Return to IEICE Web Page]

(Line Height for English Pages: 1)
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan