Information: Join today and make your research activities more affordable! Technical workshop participation fees and annual registration fees are available at member rates.
Notice: [Important] Announcement of Changes to Registration Fee Payment and Manuscript Upload Procedures for IEICE Technical Meetings[Type 1 Only]
IEICE Technical Committee Submission System
Conference Paper's Information		 Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2026-11-02 15:55
Implementation of a Scheduling Function for Improving Fairness among Heterogeneous Congestion Control Algorithms in P4 Switch
Yuya Kotoku, Sosuke Makito, Daiki Nobayashi, Takeshi Ikenaga (KIT) IA2026-50
Abstract (in Japanese) (See Japanese page) 
(in English) Congestion control algorithms (CCAs) used in transport protocols affect end-to-end communication quality on the Internet. Previous studies have reported that competition among heterogeneous CCAs causes throughput unfairness among flows depending on the buffer size of the bottleneck router. To address this issue, our previous research proposed a method that estimates the CCA of each flow at an intermediate network device and improves throughput fairness by allocating separate buffers for different CCAs and controlling packet transmission using programmable data plane functions. However, this method relies on a software switch that processes packets on a general-purpose CPU, making packet processing performance dependent on CPU capabilities. Therefore, implementing the method on a P4 hardware switch capable of high-speed packet forwarding is desirable. However, the limited flexibility of packet scheduling functions in current P4 hardware switches makes direct implementation of the previously proposed method difficult. In this paper, we propose a method for approximating the behavior of Fair Queuing with Variable Holding Time (FQ-VHT), a packet scheduling method that controls packet transmission among CCA-specific buffers, on a P4 hardware switch. Experiments using a physical hardware switch evaluate throughput fairness among flows.
Keyword (in Japanese) (See Japanese page) 
(in English) BBR / CUBIC / Congestion control / Machine learning / Programmable data plane / P4 / /  
Reference Info. IEICE Tech. Rep., vol. 126, no. 217, IA2026-50, pp. 36-42, Nov. 2026.
Paper # IA2026-50 
Date of Issue 2026-10-26 (IA) 
ISSN Online edition: ISSN 2432-6380
Copyright
and
reproduction		 All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF IA2026-50

Conference Information
Committee IA  
Conference Date 2026-11-02 - 2026-11-02 
Place (in Japanese) (See Japanese page) 
Place (in English) Ikoinomura Notohantou 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Student Sessions, etc. (cosponsored by Committee on Internet Technology) 
Paper Information
Registration To IA 
Conference Code 2026-11-IA 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Implementation of a Scheduling Function for Improving Fairness among Heterogeneous Congestion Control Algorithms in P4 Switch 
Sub Title (in English)  
Keyword(1) BBR  
Keyword(2) CUBIC  
Keyword(3) Congestion control  
Keyword(4) Machine learning  
Keyword(5) Programmable data plane  
Keyword(6) P4  
Keyword(7)  
Keyword(8)  
1st Author's Name Yuya Kotoku  
1st Author's Affiliation Kyushu Institute of Technology (KIT)
2nd Author's Name Sosuke Makito  
2nd Author's Affiliation Kyushu Institute of Technology (KIT)
3rd Author's Name Daiki Nobayashi  
3rd Author's Affiliation Kyushu Institute of Technology (KIT)
4th Author's Name Takeshi Ikenaga  
4th Author's Affiliation Kyushu Institute of Technology (KIT)
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
21st Author's Name  
21st Author's Affiliation ()
22nd Author's Name  
22nd Author's Affiliation ()
23rd Author's Name  
23rd Author's Affiliation ()
24th Author's Name  
24th Author's Affiliation ()
25th Author's Name  
25th Author's Affiliation ()
26th Author's Name / /
26th Author's Affiliation ()
()
27th Author's Name / /
27th Author's Affiliation ()
()
28th Author's Name / /
28th Author's Affiliation ()
()
29th Author's Name / /
29th Author's Affiliation ()
()
30th Author's Name / /
30th Author's Affiliation ()
()
31st Author's Name / /
31st Author's Affiliation ()
()
32nd Author's Name / /
32nd Author's Affiliation ()
()
33rd Author's Name / /
33rd Author's Affiliation ()
()
34th Author's Name / /
34th Author's Affiliation ()
()
35th Author's Name / /
35th Author's Affiliation ()
()
36th Author's Name / /
36th Author's Affiliation ()
()
Speaker Author-1 
Date Time 2026-11-02 15:55:00 
Presentation Time 25 minutes 
Registration for IA 
Paper # IA2026-50 
Volume (vol) vol.126 
Number (no) no.217 
Page pp.36-42 
#Pages 7 
Date of Issue 2026-10-26 (IA) 

[Return to Top Page]

[Return to IEICE Web Page]

(Line Height for English Pages: 1)
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan