IEICE Technical Committee Submission System
Conference Schedule		 Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

Technical Committee on Dependable Computing (DC)  (Searched in: 2010)

Search Results: Keywords 'from:2010-04-13 to:2010-04-13'
[Go to Official DC Homepage (Japanese)] 
Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Ascending)
 Results 1 - 7 of 7  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
DC, CPSY 2010-04-13
13:30		 Tokyo   [Invited Talk] Increasing Dependability based on Asynchronous Computation
Tomohiro Yoneda (NII/Tokyo Tech.) CPSY2010-1 DC2010-1		 As semiconductor process technology scales and device dimensions shrink, new types of faults, such as slow transistors d... [more] CPSY2010-1 DC2010-1
p.1
DC, CPSY 2010-04-13
14:40		 Tokyo   Dual Quorum System Adopting the Probabilistic Consistency
Satoshi Fukumoto, Kota Ishikawa, Masayuki Arai (Tokyo Metropolitan Univ.) CPSY2010-2 DC2010-2		 This paper studies properties of our dual quorum system which is adopting the probabilistic consistency. First, a more a... [more] CPSY2010-2 DC2010-2
pp.3-8
DC, CPSY 2010-04-13
15:10		 Tokyo   Accurate Asynchronous Network-on-Chip Simulation Based on Reactive Delay Model
Tomoyoshi Funazaki, Naoya Onizawa, Atsushi Matsumoto, Takahiro Hanyu (RIEC, Tohoku Univ.) CPSY2010-3 DC2010-3		  [more] CPSY2010-3 DC2010-3
pp.9-14
DC, CPSY 2010-04-13
15:40		 Tokyo   BILBO FF with soft error correcting capability
Kazuteru Namba, Hideo Ito (Chiba Univ.) CPSY2010-4 DC2010-4		 This paper presents a construction of a flip-flop (FF) that works as a soft error correcting FF in system operations and... [more] CPSY2010-4 DC2010-4
pp.15-20
DC, CPSY 2010-04-13
16:20		 Tokyo   Improvement of Transient-Fault-Tolerant Scheme for Out-of-Order Superscalar Processors
Satoshi Arima, Takashi Okada, Takanobu Kita, Ryota Shioya, Masahiro Goshima, Shuichi Sakai (The Univ. of Tokyo) CPSY2010-5 DC2010-5		 The feature size of LSI is getting smaller year by year, increasing random variation between the elements. To overcome t... [more] CPSY2010-5 DC2010-5
pp.21-26
DC, CPSY 2010-04-13
16:50		 Tokyo   Proposal of Thread Virtualization Environment on Cell Broadband Engine
Masahiro Yamada, Yuri Nishikawa (Keio Univ), Masato Yoshimi (Doshisha Univ), Hideharu Amano (Keio Univ) CPSY2010-6 DC2010-6		 In this report, we design and propose the thread virtualization environment for parallel and distributed processing envi... [more] CPSY2010-6 DC2010-6
pp.27-32
DC, CPSY 2010-04-13
17:20		 Tokyo   Fault-tolerant FPGA Architecture
Takashi Okada, Takanobu Kita, Ryota Shioya, Masahiro Goshima, Shuichi Sakai (Tokyo Univ.) CPSY2010-7 DC2010-7		 Since electric devices for space applications are likely to experience radiation induced errors, such as the Single Even... [more] CPSY2010-7 DC2010-7
pp.33-37
 Results 1 - 7 of 7  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan