IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

Technical Committee on Reconfigurable Systems (RECONF)  (Searched in: 2021)

Search Results: Keywords 'from:2021-09-10 to:2021-09-10'

[Go to Official RECONF Homepage (Japanese)] 
Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Ascending)
 Results 1 - 9 of 9  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
RECONF 2021-09-10
09:30
Online Online A Low-Latency Inference of Randomly Wired Convolutional Neural Networks on an FPGA
Ryosuke Kuramochi, Hiroki Nakahara (Tokyo Tech) RECONF2021-17
Convolutional neural networks (CNNs) are widely used for image processing tasks in both embedded systems and data center... [more] RECONF2021-17
pp.1-6
RECONF 2021-09-10
09:55
Online Online An FPGA Implementation of neural networks with multi-core structured using high level synthesis
Akira Jinguji, Hiroki Nakahara (Tokyo Tech) RECONF2021-18
(To be available after the conference date) [more] RECONF2021-18
pp.7-12
RECONF 2021-09-10
10:20
Online Online Convolutional neural network implementations using Vitis AI
Akihiko Ushiroyama, Nobuya Watanabe, Akira Nagoya, Minoru Watanabe (Okayama Univ.) RECONF2021-19
Recently, Xilinx provides an FPGA-based Vitis AI development environment which is one of deep learning frameworks to acc... [more] RECONF2021-19
pp.13-18
RECONF 2021-09-10
13:00
Online Online [Invited Talk] Development of a very high-speed, low power computer system for Deep Learning at Preferred Networks
Kei Hiraki (PFN)
 [more]
RECONF 2021-09-10
14:10
Online Online RECONF2021-20  [more] RECONF2021-20
pp.19-23
RECONF 2021-09-10
14:35
Online Online RECONF2021-21 (To be available after the conference date) [more] RECONF2021-21
pp.24-29
RECONF 2021-09-10
15:00
Online Online Parallel Calculation of Local Scores in Bayesian Network Structure Learning using FPGA
Ryota Miyagi (Kyoto Univ.), Hideki Takase (U. Tokyo/JST) RECONF2021-22
Bayesian network (BN) is a directed acyclic graph that represents relationships among variables in data sets. Because le... [more] RECONF2021-22
pp.30-35
RECONF 2021-09-10
15:45
Online Online RECONF2021-23 (To be available after the conference date) [more] RECONF2021-23
pp.36-41
RECONF 2021-09-10
16:10
Online Online Multi-FPGA Based Hardware Acceleration for Genetic Data Analysis
Imdad Ullah (Keio Univ.), Akram Ben Ahmed (AIST), Kazuei Hironaka, Kensuke Iizuka, Hideharu Amano (Keio Univ.) RECONF2021-24
 [more] RECONF2021-24
pp.42-47
 Results 1 - 9 of 9  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan