IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

Technical Committee on Reconfigurable Systems (RECONF)  (Searched in: 2006)

Search Results: Keywords 'from:2006-05-18 to:2006-05-18'

[Go to Official RECONF Homepage (Japanese)] 
Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Ascending)
 Results 1 - 19 of 19  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
RECONF 2006-05-18
11:00
Miyagi TOHOKU UNIVERSITY A Study of Mapping Method for Variable Grain Logic Cell Architecture
Ryoichi Yamaguchi, Kazunori Matsuyama, Hideaki Nakayama, Motoki Amagasaki, Masahiro Iida, Toshinori Sueyoshi (Kumamoto Univ.)
 [more] RECONF2006-1
pp.1-6
RECONF 2006-05-18
11:30
Miyagi TOHOKU UNIVERSITY A Retargetable Compiler for Cell-Array Based Self-Reconfigurable Architecture
Masayuki Hiromoto, Shin'ichi Kouyama, Kentaro Nakahara, Hiroshi Tsutsui, Hiroyuki Ochi, Yukihiro Nakamura (Kyoto Univ.)
Simulation-based quantitative performance evaluation using specific applications is indispensable for developing archite... [more] RECONF2006-2
pp.7-12
RECONF 2006-05-18
13:00
Miyagi TOHOKU UNIVERSITY [Special Invited Talk] Three-Dimensional Integration Technology and Reconfigurable 3D-SoC
Mitsumasa Koyanagi, Takeaki Sugimura, Takafumi Fukushima, Tetsu Tanaka (Tohoku Univ.)
 [more] RECONF2006-3
pp.13-18
RECONF 2006-05-18
14:15
Miyagi TOHOKU UNIVERSITY Detail Analysis of Optimal Body Bias Voltage Set for Flex Power FPGA
Takashi Kawanami, Masakazu Hioki, Yohei Matsumoto (AIST), Toshiyuki Tsutsumi (AIST/MEIJI), Tadashi Nakagawa, Toshihiro Sekigawa, Hanpei Koike (AIST)
The Flex Power FPGA is a new FPGA architecture which enabled high speed operation and low power-consumption by controlli... [more] RECONF2006-4
pp.19-24
RECONF 2006-05-18
14:45
Miyagi TOHOKU UNIVERSITY Reconfigurable Architectures with On-chip Networks for Multitask Designs
Yohei Hasegawa, Hiroki Matsutani (Keio Univ.), Michihiro Koibuchi (NII), Hideharu Amano (Keio Univ.)
A reconfigurable processor architecture which employs on-chip networks to connect multiple reconfigurable cores. Both th... [more] RECONF2006-5
pp.25-30
RECONF 2006-05-18
15:15
Miyagi TOHOKU UNIVERSITY A performance evaluation of Matrix Processing Engine for media applications
Takayuki Oono (Kumamoto Univ.), Hiroyuki Yamasaki (Renesas Tech.), Masahiro Iida, Morihiro Kuga, Toshinori Sueyoshi (Kumamoto Univ.)
A performance gain in multimedia processing is demanded by the spread of mobile telephone or digital cameras. MTX (MaTri... [more] RECONF2006-6
pp.31-36
RECONF 2006-05-18
16:00
Miyagi TOHOKU UNIVERSITY Low Power Design Technique on Dynamic Reconfigurable Processor
Takashi Nishimura, Yohei Hasegawa, Hideharu Amano (Keio Univ.)
 [more] RECONF2006-7
pp.37-42
RECONF 2006-05-18
16:30
Miyagi TOHOKU UNIVERSITY Functional Devided Implementation of Video Application on Dynamic Reconfigurable Processor
Takuro Nakamura, Hideharu Amano, Yohei Hasegawa (Keio Univ.), Osamu Toyama (Mitsubishi Electric)
 [more] RECONF2006-8
pp.43-48
RECONF 2006-05-18
17:00
Miyagi TOHOKU UNIVERSITY Implementation of Multiplication over Finite Fields in Characteristic Two on Dynamically Reconfigurable Processor
Hideyuki Tsuchiya, Miwa Miyata, Yuichiro Shibata, Ryuichi Harasawa, Kiyoshi Oguri (Nagasaki Univ.)
 [more] RECONF2006-9
pp.49-53
RECONF 2006-05-18
17:30
Miyagi TOHOKU UNIVERSITY Implementation and Evaluation of General-Purpose Host Interface on ReCSiP Board
Toshinori Kojima, Yasunori Osana, Masato Yoshimi, Yow Iwaoka, Yuri Nishikawa (Keio Univ.), Akira Funahashi, Noriko Hiroi (JST), Yuichiro Shibata, Naoki Iwanaga (Nagasaki Univ.), Hiroaki Kitano (JST), Hideharu Amano (Keio Univ.)
 [more] RECONF2006-10
pp.55-60
RECONF 2006-05-19
10:00
Miyagi TOHOKU UNIVERSITY Reconfigurable Sensor Network Based on Mutual Communications with Reliability Index
Takeshi Fujiwara, Hiroyuki Takahashi, Masaharu Nakazawa (Univ. Tokyo), Yoshiki Shimomura (Tokyo Metro. Univ.), Shi Boxuan (Univ. Tokyo)
 [more] RECONF2006-11
pp.1-5
RECONF 2006-05-19
10:30
Miyagi TOHOKU UNIVERSITY Discussion on Building of Acoustic Field Simulation System with FPGA
Eiko Sugawara, Yasushi Inoguchi (JAIST), Takao Tsuchiya (Doshisha Univ.), Yasushi Hibino (JAIST)
Sound field simulations are used widely in a field of acoustic design.
As performance of a computer improved, numerical... [more]
RECONF2006-12
pp.7-12
RECONF 2006-05-19
11:00
Miyagi TOHOKU UNIVERSITY FPGA-based Processor for Computational Fluid Dynamics
Takanori Iizuka, Kentaro Sano, Satoru Yamamoto (Tohoku Univ.)
 [more] RECONF2006-13
pp.13-18
RECONF 2006-05-19
11:30
Miyagi TOHOKU UNIVERSITY Speed enhancement of FPGAs by reconfigration utilizing variations within a chip
Kosuke Ogata, Manabu Kotani, Kazuya Katsuki, Kazutoshi Kobayashi, Hidetoshi Onodera (Kyoto Univ.)
 [more] RECONF2006-14
pp.19-24
RECONF 2006-05-19
13:00
Miyagi TOHOKU UNIVERSITY [Special Invited Talk] Wafer Scale Integration and Reconfigurable Systems
Susumu Horiguchi (Tohoku Univ)
It has been continued to implement much more circuits on a chip and high functional system in a silicon wafer since the ... [more] RECONF2006-15
pp.25-30
RECONF 2006-05-19
14:15
Miyagi TOHOKU UNIVERSITY An FPGA Implementation of 200Mbps CI/OFDM Tranceiver
Tomonori Izumi (Ritsumeikan Univ.), Minoru Okada (NAIST), Yosuke Yamahara, Yuki Matsumoto, Takayuki Nakatani, Naoto Umehara, Shoichiro Namba, Masahiro Funatsuki, Minoru Sakaida (Ritsumeikan Univ.), Toshihiro Masaki (Osaka Univ.)
 [more] RECONF2006-16
pp.31-36
RECONF 2006-05-19
14:45
Miyagi TOHOKU UNIVERSITY An FPGA Implementation of digital modulator of High-Speed CI/OFDM Tranceiver
Naoto Umehara, Yuki Matsumoto, Takayuki Nakatani, Tomonori Izumi (Ritsumeikan Univ.), Minoru Okada (NAIST), Toshihiro Masaki (Osaka Univ.)
 [more] RECONF2006-17
pp.37-42
RECONF 2006-05-19
15:15
Miyagi TOHOKU UNIVERSITY An FPGA Implementation of Digital Synchronizers of High-Speed CI/OFDM Tranceiver
Takayuki Nakatani, Shoichiro Namba, Masahiro Funatsuki, Tomonori Izumi (Ritsumeikan Univ.), Minoru Okada (NAIST), Toshihiro Masaki (Osaka Univ.)
 [more] RECONF2006-18
pp.43-48
RECONF 2006-05-19
15:45
Miyagi TOHOKU UNIVERSITY A Platform for FPGA Prototyping of High-Speed CI/OFDM Tranceiver
Yosuke Yamahara, Yuki Matsumoto (Ritsumeikan Univ.), Toshihiro Masaki (Osaka Univ.), Tomonori Izumi (Ritsumeikan Univ.), Minoru Okada (NAIST), Kenji Fujita, Kenji Matsumura (KCS)
 [more] RECONF2006-19
pp.49-54
 Results 1 - 19 of 19  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan