IEICE Technical Committee Submission System
Advance Program
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top  Go Back   / [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 


Technical Committee on Dependable Computing (DC) [schedule] [select]
Chair Nobuyasu Kanekawa (Hitachi)
Vice Chair Michiko Inoue (NAIST)
Secretary Koji Iwata (RTRI), Tatsuhiro Tsuthiya (Osaka Univ.)

Conference Date Fri, Dec 19, 2014 13:00 - 17:40
Topics Safety, etc. 
Conference Place Takaoka Techno Dome 
Address 322-5, Futatsuka, Takaoka-shi, 933-0816 Japan
Transportation Guide 8 min by bus from JR Takaoka station
http://www.technodome.or.jp/access.html
Contact
Person
Koji Iwata
+81-766-26-5151 (Venue)
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

Fri, Dec 19 PM 
13:00 - 17:40
(1) 13:00-13:25 Study on reduction and control of NBTI-induced degradation in FPGA-based ring oscillators DC2014-67 Yasuo Sato, Yousuke Miyake, Seiji Kajihara (Kyutech)
(2) 13:25-13:50 A Temperature Monitor Using Ring-Oscillators on FPGA DC2014-68 Yousuke Miyake, Yasuo Sato, Seiji Kajihara (kyutech)
(3) 13:50-14:15 A Study on Practical Use of Flexible System Reconfiguration DC2014-69 Hideta Higuchi, Maiku Toyama, Hiroshi Mochizuki, Hideo Nakamura (Nihon Univ.)
(4) 14:15-14:40 Reliability of ECC-based Memory Architectures with Online Self-repair Capabilities DC2014-70 Gian Mayuga, Yuta Yamato, Tomokazu Yoneda (NAIST), Yasuo Sato (Kyutech), Michiko Inoue (NAIST)
(5) 14:40-15:05 A Proposal of Fault-Mask Triple Modular Redundancy with Certification and Integrity-check Code DC2014-71 Hitoshi Iwai
  15:05-15:10 Break ( 5 min. )
(6) 15:10-15:35 Studies on Reliability Evaluation Techniques for Triple Register Circuits DC2014-72 Naoki Midorikawa, Muneyuki Nakamura, Aromhack Saysanasongkham, Kazuya Sakai, Satoshi Fukumoto (Tokyo Metropolitan Univ.)
(7) 15:35-16:00 Open/Bridge Critical Area Estimation for Weighted Fault Coverage Calculation DC2014-73 Masayuki Arai (Nihon Univ.), Kazuhiko Iwasaki (Tokyo Metro. Univ.)
(8) 16:00-16:25 A study of railway wireless transmission quality without carrier detection DC2014-74 Yoichi Sugiyama, Mitsuyoshi Fukuda, Takayasu Kitano (RTRI)
(9) 16:25-16:50 A study on a distance calculation method in case of wheel skids and slips by combining inertial sensors and tachometer generators DC2014-75 Koji Iwata, Takashi Yamamichi, Yoichi Sugiyama, Takayasu Kitano (RTRI), Akira Asano (Kyosan)
(10) 16:50-17:15 [Invited Talk]
Design safety and reliability balance on Japanese railway DC2014-76
Takeshi Mizuma (NTSEL)
(11) 17:15-17:40 [Invited Talk]
Trends in the international safety standard for motorcycles DC2014-77
Sei Takahashi (Nihon Univ.)

Announcement for Speakers
General TalkEach speech will have 20 minutes for presentation and 5 minutes for discussion.

Contact Address and Latest Schedule Information
DC Technical Committee on Dependable Computing (DC)   [Latest Schedule]
Contact Address  


Last modified: 2014-10-20 09:54:41


Notification: Mail addresses are partially hidden against SPAM.

[Download Paper's Information (in Japanese)] <-- Press download button after click here.
 
[Cover and Index of IEICE Technical Report by Issue]
 

[Presentation and Participation FAQ] (in Japanese)
 

[Return to DC Schedule Page]   /  
 
 Go Top  Go Back   / [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan