IEICE Technical Committee Submission System
Advance Program		 Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top  Go Back   Prev IPSJ-ARC Conf / Next IPSJ-ARC Conf [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 


Special Interest Group on System Architecture (IPSJ-ARC) [schedule] [select]

Technical Committee on Computer Systems (CPSY) [schedule] [select]
Chair Yasuhiko Nakashima (NAIST)
Vice Chair Koji Nakano (Hiroshima Univ.), Hidetsugu Irie (Univ. of Tokyo)
Secretary Takashi Miyoshi (Fujitsu Labs.), Michihiro Koibuchi (NII)
Assistant Shinya Takameda (NAIST), Takeshi Ohkawa (Utsunomiya Univ.)

Technical Committee on Dependable Computing (DC) [schedule] [select]
Chair Nobuyasu Kanekawa (Hitachi)
Vice Chair Michiko Inoue (NAIST)
Secretary Koji Iwata (RTRI), Masayoshi Yoshimura (Kyoto Sangyo Univ.)

Special Interest Group on System and LSI Design Methodology (IPSJ-SLDM) [schedule] [select]
Chair Masahiro Fukui (Ritsumeikan Univ.)
Secretary Masao Yokoyama (Sharp), Yasuhiro Takashima (Kitakyushu City Univ.), Takeo Nishide (Toshiba)

Special Interest Group on Embedded Systems (IPSJ-EMB) [schedule] [select]

Conference Date Thu, Mar 24, 2016 12:00 - 17:20
Fri, Mar 25, 2016 09:30 - 16:10
Topics ETNET2016 
Conference Place  
Transportation Guide http://www.city.goto.nagasaki.jp/contents/living/detail.php?content_id=2243
Copyright
and
reproduction		 All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Notes on Review This article is a technical report without peer review, and its polished version will be published elsewhere.

Thu, Mar 24 PM 
12:00 - 13:40
(1) 12:00-12:25  
(2) 12:25-12:50  
(3) 12:50-13:15  
(4) 13:15-13:40  
  13:40-13:50 Break ( 10 min. )
Thu, Mar 24 PM 
13:50 - 15:30
(5) 13:50-14:15  
(6) 14:15-14:40  
(7) 14:40-15:05  
(8) 15:05-15:30  
  15:30-15:40 Break ( 10 min. )
Thu, Mar 24 PM 
15:40 - 17:20
(9) 15:40-16:05  
(10) 16:05-16:30  
(11) 16:30-16:55  
(12) 16:55-17:20  
Thu, Mar 24 PM 
12:00 - 13:40
(13) 12:00-12:25  
(14) 12:25-12:50  
(15) 12:50-13:15  
(16) 13:15-13:40  
  13:40-13:50 Break ( 10 min. )
Thu, Mar 24 PM 
13:50 - 15:30
(17) 13:50-14:15  
(18) 14:15-14:40  
(19) 14:40-15:05  
(20) 15:05-15:30  
  15:30-15:40 Break ( 10 min. )
Thu, Mar 24 PM 
15:40 - 17:20
(21)
CPSY		 15:40-16:05 Design and Implementation of VM Secure Processor for Cloud Forensics CPSY2015-143 DC2015-97 Takuya Chida, Hiroki Taniai, Mizuki Miyanaga, Hidetsugu Irie, Shuichi Sakai (UTokyo)
(22)
CPSY		 16:05-16:30 New memory management unit of coarse-grained reconfigurable accelerator CMA CPSY2015-144 DC2015-98 Yu Fujita, Koichiro Masuyama, Hideharu Amano (Keio Univ.)
(23)
CPSY		 16:30-16:55 An Improvement Method of Throughput on Vector Unit of RMT Processor CPSY2015-145 DC2015-99 Tsukasa Matsui, Shuhei Otsuki, Nobuyuki Yamasaki (Keio Univ.)
(24)
CPSY		 16:55-17:20 Two-Phase Latch Algorithm for Dynamic Time Borrowing: Improvement and Evaluation CPSY2015-146 DC2015-100 Akihito Tsusaka, Yuichi Tanikawa, Soichiro Hirohata (The Yniv. of Tokyo), Masahiro Goshima (NII), Hidetsugu Irie, Shuichi Sakai (The Yniv. of Tokyo)
Fri, Mar 25 AM 
09:30 - 10:45
(25) 09:30-09:55  
(26) 09:55-10:20  
(27) 10:20-10:45  
Fri, Mar 25 AM 
09:30 - 11:10
(28)
CPSY		 09:30-09:55 Blah Blah Blah CPSY2015-147 DC2015-101 Michihiro Koibuchi (NII), Daichi Fujiki (Keio U), Kiyo Ishii (AIST), Ikki Fujiwara (NII), Hiroki Matsutani, Hideharu Amano (Keio U)
(29)
CPSY		 09:55-10:20 An Effective Virtual Channel Allocation Method for Deterministic Deadlock-free Routing CPSY2015-148 DC2015-102 Ryuta Kawano, Hiroshi Nakahara (Keio Univ.), Ikki Fujiwara (NII), Hiroki Matsutani, Hideharu Amano (Keio Univ.), Michihiro Koibuchi (NII)
(30)
CPSY		 10:20-10:45 Route Selection Algorithm for WSN Nodes Considering Power Consumption CPSY2015-149 DC2015-103 Tadanori Matsui, Hiroaki Nishi (Keio Univ.)
(31)
CPSY		 10:45-11:10 Design of NoC Router with Virtual Channel for Priority Inversion Problem CPSY2015-150 DC2015-104 Shuhei Otsuki (Keio Univ.), Daiki Yamazaki (Sony), Nobuyuki Yamasaki (Keio Univ.)
  - Lunch Break
Fri, Mar 25 PM 
12:40 - 14:20
(32) 12:40-13:05  
(33) 13:05-13:30  
(34) 13:30-13:55  
(35) 13:55-14:20  
  14:20-14:30 Break ( 10 min. )
Fri, Mar 25 PM 
14:30 - 16:10
(36) 14:30-14:55  
(37) 14:55-15:20  
(38) 15:20-15:45  
(39) 15:45-16:10  
Fri, Mar 25 PM 
12:40 - 14:20
(40)
CPSY		 12:40-13:05 Towards a Breakdown of a Benchmark Score Without Internal Analysis of the Benchmarking Program CPSY2015-151 DC2015-105 Naoki Matagawa, Kazuyuki Shudo (Tokyo Tech)
(41)
CPSY		 13:05-13:30 Combined Watermarking Method for Anonymized Data CPSY2015-152 DC2015-106 Yuichi Nakamura, Hiroaki Nishi (Keio Univ.)
(42)
CPSY		 13:30-13:55 Automated Recommendation Generation Method for Effective Home Appliances Utilization as a HEMS service CPSY2015-153 DC2015-107 Takahiro Hosoe, Hiroaki Nishi (Keio Univ.)
(43)
CPSY		 13:55-14:20 Hierarchical Cache Strategies for VOD Networks with Popularity Change CPSY2015-154 DC2015-108 Takuma Nakajima, Takayuki Shiroma, Masato Yoshimi, Celimuge Wu, Tsutomu Yoshinaga (UEC)
  14:30-14:40 Break ( 10 min. )
Fri, Mar 25 PM 
14:30 - 16:10
(44)
CPSY		 14:30-14:55 Design Evaluation of Low-Latency Handshake Join on FPGA CPSY2015-155 DC2015-109 Masato Yoshimi, Yasin Oge, Celimuge Wu, Tsutomu Yoshinaga (UEC)
(45)
CPSY		 14:55-15:20 A Study of the Dynamic Power Estimate Method for FPGA Accelerator CPSY2015-156 DC2015-110 Keisuke Fujimoto, Shinya Takamaeda, Yasuhiko Nakashima (NAIST)
(46)
DC		 15:20-15:45 Secure Managing Method of Log File Utilizing Hardware Monitoring of Disk I/O CPSY2015-157 DC2015-111 Kenji Toda, Kazukuni Kobara (AIST)
(47)
DC		 15:45-16:10 A consideration on variation correction for fail prediction in LSI test CPSY2015-158 DC2015-112 Ryo Ogawa (NAIST), Yoshiyuki Nakamura (Renesas Semiconductor Package & Test Solutions), Michiko Inoue (NAIST)

Announcement for Speakers
General TalkEach speech will have 20 minutes for presentation and 5 minutes for discussion.

Contact Address and Latest Schedule Information
IPSJ-ARC Special Interest Group on System Architecture (IPSJ-ARC)   [Latest Schedule]
Contact Address  
CPSY Technical Committee on Computer Systems (CPSY)   [Latest Schedule]
Contact Address Takashi Miyoshi (FUJITSU)
TEL +81-44-754-2931, FAX +81-44-754-2672
E--mail:

CPSY WEB
http://www.ieice.or.jp/iss/cpsy/jpn/ 
DC Technical Committee on Dependable Computing (DC)   [Latest Schedule]
Contact Address  
IPSJ-SLDM Special Interest Group on System and LSI Design Methodology (IPSJ-SLDM)   [Latest Schedule]
Contact Address Yasuhiro Takashima (University of Kitakyushu)
Email sldm2015isenvk-u 
Announcement Please see the IPSJ-SLDM page below:
http://www.sig-sldm.org/
IPSJ-EMB Special Interest Group on Embedded Systems (IPSJ-EMB)   [Latest Schedule]
Contact Address  


Last modified: 2016-02-01 11:58:09


Notification: Mail addresses are partially hidden against SPAM.
[Download Paper's Information (in Japanese)] <-- Press download button after click here.
 
[Cover and Index of IEICE Technical Report by Issue]
 
[Presentation and Participation FAQ] (in Japanese)
 
[Return to CPSY Schedule Page]   /   [Return to DC Schedule Page]   /   [Return to IPSJ-ARC Schedule Page]   /   [Return to IPSJ-SLDM Schedule Page]   /   [Return to IPSJ-EMB Schedule Page]   /  
 
 Go Top  Go Back   Prev IPSJ-ARC Conf / Next IPSJ-ARC Conf [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan