| IEICE Technical Committee Submission System Conference Schedule |
Online Proceedings [Sign in] Tech. Rep. Archives |
Technical Committee on Computer Systems (CPSY) (Searched in: 2008)
Search Results: Keywords 'from:2008-12-18 to:2008-12-18'
| Committee | Date Time | Place | Paper Title / Authors | Abstract | Paper # | |
| CPSY | 2008-12-18 09:20 |
Kyoto | KYOTO Research Park | A Control System on Response Time of a Security Realization Method using a General Purpose OS on a Multi-Hop Wireless Network Mihoko Uno, Masato Oguchi (Ocha Univ.)  CPSY2008-43 |
Mobile Ad-hoc Network (MANET) is an autonomous distributed network which is constructed only with gathered nodes on the ... [more] | CPSY2008-43 pp.1-6 |
| CPSY | 2008-12-18 09:50 |
Kyoto | KYOTO Research Park | Extraction of Characteristics of Anomaly Accessed IP Packets using Chi-square Method Shunsuke Oshima (Yatsushiro National College of Tech.), Nakashima Takuo (Tokai Univ.), Toshinori Sueyoshi (Kumamoto Univ.) CPSY2008-44 |
To defend DoS (Denial of Service) Attacks, the access filtering mechanism is adopted on the end servers or the IDS (Intr... [more] | CPSY2008-44 pp.7-12 |
| CPSY | 2008-12-18 10:30 |
Kyoto | KYOTO Research Park | A Task Clustering Minimizing Worst Response Time in Distributed Processing Environment Hidehiro Kanemitsu, Yi Lu, Yoshihiro Otani, Gilhyo Lee, Hidenori Nakazato, Takashige Hoshiai, Yoshiyori Urano (Waseda Univ.) CPSY2008-45 |
[more] | CPSY2008-45 pp.13-18 |
| CPSY | 2008-12-18 11:00 |
Kyoto | KYOTO Research Park | Analyzing characteristics of PC cluster consolidated with IP-SAN in the execution of data-intensive applications Asuka Hara (Ochanomizu Univ.), Kikuko Kamiasaka (NICT), Saneyasu Yamaguchi (Kogakuin Univ.), Masato Oguchi (Ochanomizu Univ.) CPSY2008-46 |
In the information society that has been developing in recent years, the volume of processed data increases explosively... [more] |
CPSY2008-46 pp.19-24 |
| CPSY | 2008-12-18 11:30 |
Kyoto | KYOTO Research Park | The Dynamic Memory Management for Distributed Large Memory System DLM Kazuhiro Saito, Hiroko Midorikawa, Munenori Kai (Seikei Univ.) CPSY2008-47 |
Authors designed and evaluated Distributed Large Memory System: DLM, which gives us very large virtual memory beyond the... [more] | CPSY2008-47 pp.25-30 |
| CPSY | 2008-12-18 13:15 |
Kyoto | KYOTO Research Park | [Special Invited Talk]
An Introduction of Our Recent Research on VLIW from 3way to 9Nway Yasuhiko Nakashima (NAIST) CPSY2008-48 |
The first VLIW revealed as a hardware structure that could directly execute horizontal micro codes has been raised to on... [more] | CPSY2008-48 pp.31-36 |
| CPSY | 2008-12-18 14:30 |
Kyoto | KYOTO Research Park | Evaluation of iSCSI remote storage access in long latency with analysis of congestion window and packets Reika Higa (Ocha Univ), Kosuke Matsubara, Takao Okamawari (SOFTBANK MOBILE), Saneyasu Yamaguchi (Kogakuin), Masato Oguchi (Ocha Univ) CPSY2008-49 |
iSCSI has a complex hierarchical structure , SCSI over TCP/IP over Ethernet. As a result, for the purpose of getting the... [more] | CPSY2008-49 pp.37-42 |
| CPSY | 2008-12-18 15:00 |
Kyoto | KYOTO Research Park | Network cache system with the autonomic recovery mechanism for wide-area SAN Takahiro Miyamoto, Michiaki Hayashi, Hideaki Tanaka (KDDI Labs) CPSY2008-50 |
A robust network-caching technique introducing autonomic recovery against storage-access failures is proposed for high p... [more] | CPSY2008-50 pp.43-48 |
| CPSY | 2008-12-18 15:40 |
Kyoto | KYOTO Research Park | A Reconfigurable Processor for Genetic Algorithm based on Redundant Binary Number Masanao Aoshima, Akinori Kanasugi (Tokyo Denki Univ.) CPSY2008-51 |
Genetic algorithm (GA) is one of solution search algorithms based on evolution of life. GA can avoid local minima becaus... [more] | CPSY2008-51 pp.49-54 |
| CPSY | 2008-12-18 16:10 |
Kyoto | KYOTO Research Park | An Architecture of Dynamically Reconfigurable Systolic Array and FPGA Implementation Toshiyuki Ishimura, Yuhki Hayakawa, Akinori Kanasugi (Tokyo Denki Univ.) CPSY2008-52 |
The dynamically reconfigurable processors which have high-speed performance of ASIC, flexibility of FPGA and high area e... [more] | CPSY2008-52 pp.55-60 |
[Return to Top Page]