IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 7 of 7  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
IPSJ-ARC, VLD, CPSY, RECONF, IPSJ-SLDM [detail] 2018-01-18
10:05
Kanagawa Raiosha, Hiyoshi Campus, Keio University An Implementation of a Binarized Deep learning Neural Network on an FPGA using the Intel OpenCL
Takumu Uyama, Tomoya Fujii, Haruyoshi Yonekawa, Shimpei Sato, Hiroki Nakahara (Titech) VLD2017-64 CPSY2017-108 RECONF2017-52
 [more] VLD2017-64 CPSY2017-108 RECONF2017-52
pp.13-18
RECONF 2017-09-26
10:00
Tokyo DWANGO Co., Ltd. GUINNESS: A GUI based Binarized Deep Neural Network Framework for an FPGA
Hiroki Nakahara, Haruyoshi Yonekawa, Tomoya Fujii, Masayuki Shimoda, Shimpei Sato (Tokyo Inst. of Tech.) RECONF2017-31
 [more] RECONF2017-31
pp.51-56
SDM, ICD, ITE-IST [detail] 2017-08-02
10:15
Hokkaido Hokkaido-Univ. Multimedia Education Bldg. SDM2017-43 ICD2017-31 (To be available after the conference date) [more] SDM2017-43 ICD2017-31
pp.101-106
CPSY, DC, IPSJ-ARC
(Joint) [detail]
2017-07-27
15:45
Akita Akita Atorion-Building (Akita) Consideration of All Binarized Convolutional Neural Network
Masayuki Shimoda, Tomoya Fujii, Haruyoshi Yonekawa, Shimpei Sato, Hiroki Nakahara (Tokyo Inst. of Tech.) CPSY2017-28
A pre-trained convolutional neural network (CNN) is a feed-forward computation perspective, which is widely used for the... [more] CPSY2017-28
pp.131-136
RECONF, CPSY, DC, IPSJ-ARC
(Joint) [detail]
2017-05-22
14:20
Hokkaido Noboribetsu-Onsen Dai-ichi-Takimoto-Kan RECONF2017-2  [more] RECONF2017-2
pp.7-11
CPSY, RECONF, VLD, IPSJ-SLDM, IPSJ-ARC [detail] 2017-01-24
15:25
Kanagawa Hiyoshi Campus, Keio Univ. Implementation of Binarized Deep Neural Network for FPGA Considering Power Performance Enhancement
Haruyoshi Yonekawa, Hiroki Nakahara (Tokyo Tech), Masato Motomura (Hokkaido Univ.) VLD2016-88 CPSY2016-124 RECONF2016-69
 [more] VLD2016-88 CPSY2016-124 RECONF2016-69
pp.127-132
RECONF 2016-09-06
13:25
Toyama Univ. of Toyama A Memory Based Realization of the Binarized Deep Convolutional Neural Network
Hiroki Nakahara, Haruyoshi Yonekawa (TITECH), Tsutomu Sasao (Meiji Univ.), Hisashi Iwamoto (Poco a poco Networks), Masato Motomura (Hokkaido Univ.) RECONF2016-37
 [more] RECONF2016-37
pp.63-68
 Results 1 - 7 of 7  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan