|
|
All Technical Committee Conferences (Searched in: All Years)
|
|
Search Results: Conference Papers |
Conference Papers (Available on Advance Programs) (Sort by: Date Descending) |
|
Committee |
Date Time |
Place |
Paper Title / Authors |
Abstract |
Paper # |
VLD, IPSJ-SLDM |
2013-05-16 16:25 |
Fukuoka |
Kitakyushu International Conference Center |
SoC System Design Methodology with Fully-Coherent Cache Kodai Moritaka (NAIST), Hiroaki Yoshida, Mitsuru Tomono (FLA), Yasuhiko Nakashima (NAIST) VLD2013-10 |
As Chip Multi-Processors (CMPs) includes more processor cores in a single chip, the impact of its memory model on the en... [more] |
VLD2013-10 pp.73-78 |
VLD, IPSJ-SLDM |
2006-05-11 14:00 |
Ehime |
Ehime University |
Online FPGA Placement Using I/O Routing Information Mitsuru Tomono, Masaki Nakanishi, Shigeru Yamashita (NAIST), Kazuo Nakajima (Univ. of Maryland), Katsumasa Watanabe (NAIST) |
[more] |
VLD2006-1 pp.1-6 |
RECONF |
2005-12-02 09:55 |
Fukuoka |
Kitakyushu International Conference Center |
Online FPGA Placement under I/O Timing Constraints Mitsuru Tomono, Masaki Nakanishi, Shigeru Yamashita, Katsumasa Watanabe (NAIST) |
In recent years, FPGAs are effectively-utilized in various fields.
Among them, devices with partial reconfiguration are... [more] |
RECONF2005-73 pp.7-12 |
|
|
|
Copyright and reproduction :
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
|
[Return to Top Page]
[Return to IEICE Web Page]
|