|
|
All Technical Committee Conferences (Searched in: All Years)
|
|
Search Results: Conference Papers |
Conference Papers (Available on Advance Programs) (Sort by: Date Descending) |
|
Committee |
Date Time |
Place |
Paper Title / Authors |
Abstract |
Paper # |
R |
2007-10-19 16:40 |
Fukuoka |
Kyushu University |
A Low Overhead Dependable Microcontroller Architecture with Instruction-level Rollback for Soft Error Recovery Teruaki Sakata, Teppei Hirotsu, Hiromichi Yamada (Hitachi), Takeshi Kataoka (Renesas) R2007-45 |
A low overhead, dependable microcontroller architecture has been developed. Soft errors occur in flip-flops are detected... [more] |
R2007-45 pp.47-52 |
IE, SIP, ICD, IPSJ-SLDM |
2004-10-22 11:15 |
Yamagata |
|
Low-Latency and Small-Code-Size Microcontroller Core for Automotive, Industrial, and PC-Peripheral Applications Yasuo Sugure (Hitachi), Seiji Takeuchi (Renesas), Yuichi Abe, Hiromichi Yamada (Hitachi), Kazuya Hirayanagi, Akihiko Tomita, Kesami Hagiwara, Takeshi Kataoka (Renesas), Takanori Shimura (Hitachi) |
A 32-bit embedded RISC microcontroller core targeted for automotive, industrial, and PC-peripheral applications has been... [more] |
SIP2004-93 ICD2004-125 IE2004-69 pp.25-30 |
|
|
|
Copyright and reproduction :
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
|
[Return to Top Page]
[Return to IEICE Web Page]
|