IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 6 of 6  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
ASN, MoNA, IPSJ-MBL, IPSJ-UBI [detail] 2019-03-05
13:10
Tokyo The University of Tokyo, Komaba Campus Segmentation of Hand for Sign Language Recognition using OpenPose
Katsuya Narumi (KAIT), Kenta Asakura (UEC), Kazuki Sakamoto, Tatsunori Ozawa, Hiroshi Tanaka, Yuusuke Kawakita (KAIT) ASN2018-109
Communication support equipment such as sign language interpreters and handwriting instruments are necessary for communi... [more] ASN2018-109
pp.165-168
ASN, MoNA, IPSJ-MBL, IPSJ-UBI [detail] 2019-03-05
16:15
Tokyo The University of Tokyo, Komaba Campus Application Examination of Neural Network for Radio Feature Normalization Method
Satoru Fuji (KAIT), Kenta Asakura, Haruhisa Ichikawa (UEC), Yuusuke Kawakita (KAIT) ASN2018-115
 [more] ASN2018-115
pp.245-249
ASN
(2nd)
2018-11-29
14:50
Overseas Hanoi University of Science and Technology [Poster Presentation] [Poster Presentation] Prediction of Device Power Consumption in Virtual Grid using Deep Learning
Shota Kikuchi (KAIT), Kenta Asakura (UEC), Yuusuke Kawakita (KAIT), Shinji Yokogawa, Haruhisa Ichikawa (UEC)
(Advance abstract in Japanese is available) [more]
MICT, MI 2018-11-06
17:40
Hyogo University of Hyogo MICT2018-56 MI2018-56 (To be available after the conference date) [more] MICT2018-56 MI2018-56
pp.77-78
SCE 2016-01-21
09:55
Tokyo   Improvement of operational stability of SFQ logic gate with optimized Josephson comparator
Kenta Asakura, Yuki Yamanashi, Nobuyuki Yoshikawa (Yokohama Nat Univ.) SCE2015-37
A single-flux-quantum (SFQ) circuits has been studied because of its low power and high-speed operation. Because the bit... [more] SCE2015-37
pp.7-10
SCE 2014-07-23
09:45
Tokyo Kikai-Shinko-Kaikan Bldg. Improvement of bit-error-rate of single flux quantum logic gate by optimizing gray zone width of comparator
Kenta Asakura, Yuki Yamanashi, Nobuyuki Yoshikawa (Yokohama Nat Univ) SCE2014-24
A Josephson comparator composed of two Josephson junctions is the basic component of single-flux-quantum (SFQ) circuits ... [more] SCE2014-24
pp.1-6
 Results 1 - 6 of 6  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan