|
|
All Technical Committee Conferences (Searched in: All Years)
|
|
Search Results: Conference Papers |
Conference Papers (Available on Advance Programs) (Sort by: Date Descending) |
|
Committee |
Date Time |
Place |
Paper Title / Authors |
Abstract |
Paper # |
ICD |
2012-04-24 14:50 |
Iwate |
Seion-so, Tsunagi Hot Spring (Iwate) |
Device-Conscious Circuit Designs for 0.5-V High-Speed Nanoscale CMOS LSIs Akira Kotabe, Kiyoo Itoh, Riichiro Takemura, Ryuta Tsuchiya (Hitachi), Masashi Horiguchi (Renesas) ICD2012-15 |
The feasibility of 0.5-V memory-rich nanoscale CMOS LSIs was studied. First, nanoscale fully-depleted MOSFETs (FD MOS) a... [more] |
ICD2012-15 pp.79-84 |
ICD, ITE-IST |
2007-07-26 09:20 |
Hyogo |
|
A Trimming-Free CMOS Bandgap-Reference Circuit with Sub-1-V-Supply Voltage Operation Yuichi Okuda, Takayuki Tsukamoto, Mitsuru Hiraki, Masashi Horiguchi, Takayasu Ito (Renesas) ICD2007-39 |
We propose a bandgap-reference circuit (BGR) that is very robust against voltage, temperature, and local device variatio... [more] |
ICD2007-39 pp.11-15 |
|
|
|
Copyright and reproduction :
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
|
[Return to Top Page]
[Return to IEICE Web Page]
|