|
|
All Technical Committee Conferences (Searched in: All Years)
|
|
Search Results: Conference Papers |
Conference Papers (Available on Advance Programs) (Sort by: Date Descending) |
|
Committee |
Date Time |
Place |
Paper Title / Authors |
Abstract |
Paper # |
SIP, CAS, VLD, MSS |
2021-07-06 10:25 |
Online |
Online |
A Method of Layout Pattern Classification with Creating Representative Clip Tomoya Masutani, Shuhei Ishino, Kunihiro Fujiyoshi (TUAT) CAS2021-10 VLD2021-10 SIP2021-20 MSS2021-10 |
In recent years, we group layout clips of hotspots of similar pattern to create library, which is used to detect hotspot... [more] |
CAS2021-10 VLD2021-10 SIP2021-20 MSS2021-10 pp.48-53 |
VLD, IPSJ-SLDM |
2017-05-10 15:00 |
Fukuoka |
Kitakyushu International Conference Center |
A Method of Layout Pattern Classification Using Clustering Shuhei Ishino, Mitsuru Hasegawa, Kunihiro Fujiyoshi (TUAT) VLD2017-2 |
Layout of VLSI circuits is designed according to design rule, however, hotspots may remain due to feature size shrinking... [more] |
VLD2017-2 pp.7-12 |
|
|
|
Copyright and reproduction :
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
|
[Return to Top Page]
[Return to IEICE Web Page]
|