|
|
All Technical Committee Conferences (Searched in: All Years)
|
|
Search Results: Conference Papers |
Conference Papers (Available on Advance Programs) (Sort by: Date Descending) |
|
Committee |
Date Time |
Place |
Paper Title / Authors |
Abstract |
Paper # |
ICD |
2024-04-12 10:20 |
Kanagawa |
(Primary: On-site, Secondary: Online) |
[Invited Lecture]
Low Power and Thermal Throttling-less SSD with In-Package Boost Converter for 1000-WL Layer 3D Flash Memory Kazuma Hasegawa, Yuta Aiba, Xu Li, Hitomi Tanaka, Takayuki Miyazaki, Tomoya Sanuki (KIC) ICD2024-10 |
[more] |
ICD2024-10 p.35 |
LQE, OPE, SIPH |
2018-12-06 17:10 |
Tokyo |
Keio University |
Fabrication of broadband loop mirror using Si optical waveguide curved directional coupler Takuya Mitarai, Moataz Eissa, Takayuki Miyazaki, Fumihito Tachibana, Bai Liu, Wang Yuning, Tomohiro Amemiya, Nobuhiko Nishiyama, Arai Shigehisa (Titech) OPE2018-118 LQE2018-128 SIPH2018-34 |
For realization of high efficiency III-V/SOI hybrid laser, we investigated external resonator structure based on Si opti... [more] |
OPE2018-118 LQE2018-128 SIPH2018-34 pp.103-108 |
ICD, ITE-IST |
2015-07-03 17:00 |
Kanagawa |
National Defense Academy |
A High-Frequency DC-DC Converter with 68-% Reduction in Output Fluctuation using One-Shot Circuit Taichi Ogawa, Takeshi Ueno, Takayuki Miyazaki, Tetsuro Itakura (Toshiba) ICD2015-25 |
A tightly regulated DC-DC buck converter with an on-chip one-shot circuit is presented. The proposed one-shot circuit re... [more] |
ICD2015-25 pp.65-68 |
ICD |
2008-04-17 11:15 |
Tokyo |
|
[Invited Talk]
An 833MHz Pseudo Two-Port Embedded DRAM for Graphics Applications Mariko Kaku, Hitoshi Iwai, Takeshi Nagai, Masaharu Wada, Atsushi Suzuki, Tomohisa Takai, Naoko Itoga, Takayuki Miyazaki, Takayuki Iwai (Toshiba), Hiroyuki Takenaka (Toshiba Microelectronics), Takehiko Hojo, Shinji Miyano, Nobuaki Otsuka (Toshiba) ICD2008-3 |
This paper describes a pseudo two-port embedded DRAM macro developed for graphics applications. It introduces read/write... [more] |
ICD2008-3 pp.13-18 |
ICD |
2006-04-13 09:45 |
Oita |
Oita University |
A 65nm Low-Power Embedded DRAM with Extended Data-Retention Sleep Mode Tomohisa Takai, Takeshi Nagai, Masaharu Wada, Hitoshi Iwai, Mariko Kaku, Atsushi Suzuki, Naoko Itoga, Takayuki Miyazaki (Toshiba), Hiroyuki Takenaka (Toshiba Microelectronics), Takehiko Hojo, Shinji Miyano (Toshiba) |
An Extended Data Retention (EDR) sleep mode with on-chip ECC and the MT-CMOS technique is proposed for the embedded DRAM... [more] |
ICD2006-2 pp.7-12 |
|
|
|
Copyright and reproduction :
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
|
[Return to Top Page]
[Return to IEICE Web Page]
|