|
|
All Technical Committee Conferences (Searched in: All Years)
|
|
Search Results: Conference Papers |
Conference Papers (Available on Advance Programs) (Sort by: Date Descending) |
|
Committee |
Date Time |
Place |
Paper Title / Authors |
Abstract |
Paper # |
CAS, SIP, VLD |
2007-06-22 13:20 |
Hokkaido |
Hokkaido Tokai Univ. (Sapporo) |
Arithmetic Module Generation Using Optimized Parallel Prefix Adders Yuki Watanabe, Naofumi Homma, Takafumi Aoki (Tohoku Univ.), Tatsuo Higuchi (Totech) CAS2007-27 VLD2007-43 SIP2007-57 |
This paper presents an arithmetic module generator using parallel prefix adders. In the proposed system, parallel prefix... [more] |
CAS2007-27 VLD2007-43 SIP2007-57 pp.49-54 |
RECONF, CPSY, VLD, DC, IPSJ-SLDM, IPSJ-ARC (Joint) [detail] |
2006-11-28 10:15 |
Fukuoka |
Kitakyushu International Conference Center |
Formal Verification Method for Arithmetic Circuits and Its Evaluation Yuki Watanabe, Naofumi Homma, Takafumi Aoki (Tohoku Univ.), Tatsuo Higuchi (Totech) |
[more] |
VLD2006-54 DC2006-41 pp.17-22 |
|
|
|
Copyright and reproduction :
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
|
[Return to Top Page]
[Return to IEICE Web Page]
|