|
|
All Technical Committee Conferences (Searched in: All Years)
|
|
Search Results: Conference Papers |
Conference Papers (Available on Advance Programs) (Sort by: Date Descending) |
|
Committee |
Date Time |
Place |
Paper Title / Authors |
Abstract |
Paper # |
SIP, CAS, CS |
2010-03-02 09:20 |
Okinawa |
Hotel Breeze Bay Marina, Miyakojima |
Preprocessing Method based on Operation Instruction Clustering of Code Optimization for a Processor Architecture with Bypass Chain Yuki Kamada, Toshihiro Shoji, Jin Tian, Nobuhiko Sugino (Tokyou Inst. of Tech.) CAS2009-108 SIP2009-153 CS2009-103 |
For a processor with a bypass chain, a novel code optimization method based on data flow graph (DFG) form is discussed. ... [more] |
CAS2009-108 SIP2009-153 CS2009-103 pp.173-178 |
CS, SIP, CAS |
2008-03-07 13:00 |
Yamaguchi |
Yamaguchi University |
[Poster Presentation]
Code Optimization Method for Bypass Network Architechture by Evalation of DFG Toshihiro Shoji, Jin Tian, Takefumi Miyoshi, Nobuhiko Sugino (Tokyo Tech.) CAS2007-139 SIP2007-214 CS2007-104 |
For a bypass interconnected processor architecture, a heuristic code optimization method is proposed. In total power c... [more] |
CAS2007-139 SIP2007-214 CS2007-104 pp.75-78 |
|
|
|
Copyright and reproduction :
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
|
[Return to Top Page]
[Return to IEICE Web Page]
|