|
|
All Technical Committee Conferences (Searched in: All Years)
|
|
Search Results: Conference Papers |
Conference Papers (Available on Advance Programs) (Sort by: Date Descending) |
|
Committee |
Date Time |
Place |
Paper Title / Authors |
Abstract |
Paper # |
VLD, CPSY, RECONF, IPSJ-SLDM, IPSJ-ARC [detail] |
2016-01-20 14:15 |
Kanagawa |
Hiyoshi Campus, Keio University |
Design of Stencil Computation based on Building-Cube Method on an FPGA Accelerator with High Level Synthesis Rie Soejima, Koji Okina, Yuichiro Shibata, Kiyoshi Oguri (Nagasaki Univ.) VLD2015-91 CPSY2015-123 RECONF2015-73 |
In building-cube method (BCM), which is one of the adaptive mesh refinement, the computational region is divided into a ... [more] |
VLD2015-91 CPSY2015-123 RECONF2015-73 pp.125-130 |
RECONF, CPSY, VLD, IPSJ-SLDM [detail] |
2015-01-30 08:30 |
Kanagawa |
Hiyoshi Campus, Keio University |
Discussion on power performance optimization for stream processing on an FPGA accelerator Kota Fukumoto, Koji Okina, Rie Soejima, Yuichiro Shibata, Kiyoshi Oguri (Nagasaki Univ.) VLD2014-131 CPSY2014-140 RECONF2014-64 |
[more] |
VLD2014-131 CPSY2014-140 RECONF2014-64 pp.123-128 |
RECONF |
2014-06-12 14:35 |
Miyagi |
Katahira Sakura Hall |
A Memory Profiling Framework for Stencil Computation on an FPGA Accelerator with High Level Synthesis Koji Okina, Rie Soejima, Keisuke Dohi, Yuichiro Shibata, Kiyoshi Oguri (Nagasaki Univ.) RECONF2014-11 |
[more] |
RECONF2014-11 pp.55-60 |
|
|
|
Copyright and reproduction :
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
|
[Return to Top Page]
[Return to IEICE Web Page]
|