IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 11 of 11  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
KBSE 2023-03-17
12:50
Hiroshima JMS ASTERPLAZA
(Primary: On-site, Secondary: Online)
On Family-based Model Checking based on Probabilistic Model Checker
Tomoji Kishi (Waseda Univ) KBSE2022-64
Family-based model checking is a technique to verify the properties of multiple product variations at once by performing... [more] KBSE2022-64
pp.61-66
KBSE, IPSJ-SE, SS [detail] 2021-07-08
14:15
Online Online (Zoom) Extraction method for transition relations from conditional statements in natural language requirements specifications
Maiko Onishi (Ochanomizu Univ.), Hiroya Ii, Shinpei Ogata, Kozo Okano (Shinshu Univ.), Daisuke Bekki (Ochanomizu Univ.) SS2021-5 KBSE2021-17
In software development, it is generally known that detecting defects at an early stage of the process reduces rework an... [more] SS2021-5 KBSE2021-17
pp.25-30
SS 2019-03-05
15:25
Okinawa   Automatic Repair of Conditional Expressions for Functional Programs by Using Counterexamples
Ken Matsui, Ryosuke Sato, Naoyasu Ubayashi, Yasutaka Kamei (Kyushu Univ.) SS2018-80
In software development, manual bug fixing consumes much time and effort. Therefore, automated program repair methods ha... [more] SS2018-80
pp.169-174
MSS, CAS, SIP, VLD 2015-06-18
10:10
Hokkaido Otaru University of Commerce Software model checking of embedded assembly programs by symbolic execution
Ryosuke Konoshita, Satoshi Yamane (Kanazawa Univ.) CAS2015-15 VLD2015-22 SIP2015-46 MSS2015-15
We have developed a software verification system for embedded assembly programs.
It dynamically generates a model by th... [more]
CAS2015-15 VLD2015-22 SIP2015-46 MSS2015-15
pp.77-81
IN, NV
(Joint)
2013-07-19
15:15
Hokkaido Hokkaido Univ. Faculty of Eng. Academic Lounge 3 Model Checking of OpenFlow Network with Abstraction of Packets Based on Symbolic Execution
Yutaka Yakuwa, Nobuyuki Tomizawa, Toshio Tonouchi (NEC) IN2013-54
We propose a verification method of the OpenFlow network with the model checking, which can detect a loop routing and so... [more] IN2013-54
pp.107-112
SS 2010-08-05
14:15
Hokkaido Asahikawa Shimin-Bunka-Kaikan (Civic Culture Hall) Quality Assurance by Using SPIN Model Checker in Mobile FeliCa IC Chip Development
Kenji Tadano, Taro Kurita (FeliCa Networks) SS2010-21
We applied SPIN model checker to C source code as a quality assurance method for Mobile FeliCa IC chip firmware. In this... [more] SS2010-21
pp.29-34
CAS, MSS, VLD, SIP 2010-06-22
12:55
Hokkaido Kitami Institute of Technology Semi-automated Modeling of Interrupt Behavior Control with Promela
Kenji Tadano (FeliCa Networks), Yoshinao Isobe (AIST) CAS2010-24 VLD2010-34 SIP2010-45 CST2010-24
Reverse engineering using model checking techniques is effective as a method to improve embedded software quality. Howev... [more] CAS2010-24 VLD2010-34 SIP2010-45 CST2010-24
pp.133-138
AI 2010-01-22
13:00
Tokyo   [Invited Talk] Software Technologies for Green-House Gas Emission
Ichiro Satoh (NII) AI2009-23
The reduction of carbon dioxide (CO$_2$) emissions by 25 percent
from 1990 levels has been announced as Japan's targe... [more]
AI2009-23
pp.25-29
DC, CPSY, IPSJ-SLDM, IPSJ-EMB 2008-03-28
13:00
Kagoshima   Automatically Generating Testcases with the NuSMV Model Checker
Masaya Kadono, Tatsuhiro Tsuchiya, Tohru Kikuno (Osaka Univ.) DC2007-110 CPSY2007-106
There are various testing methods of improving the reliability of software.In this study, we consider state transition t... [more] DC2007-110 CPSY2007-106
pp.155-160
SS 2007-08-03
10:45
Hokkaido Hokkaido Univ. Right-weight Formal Methods for Real-Time Components
Shin Nakajima (NII) SS2007-27
Sampling abstraction with the maximum time elapse strategy might be an interesting alternative to the well known methods... [more] SS2007-27
pp.65-70
SS 2005-06-23
14:15
Nagano Shinshu Univ. Ohta-Kokusai-Kinenkan A Verification Method of Invalid Cells of State Transition Matrices
Michihiro Matsumoto, Naohito Yamashita (Fukuoka IST), Ikuko Suzuki (Sharp), Akira Fukuda (Kyushu Univ.)
The system like embedded software is constructed from some subsystems (tasks). The state transition matrix of each subsy... [more] SS2005-14
pp.15-20
 Results 1 - 11 of 11  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan