| IEICE Technical Committee Submission System Conference Schedule |
Online Proceedings [Sign in] Tech. Rep. Archives |
All Technical Committee Conferences (Searched in: All Years)
| Committee | Date Time | Place | Paper Title / Authors | Abstract | Paper # | |
| SS, DC | 2021-10-19 13:55 |
Online | Online | Predict failure of test case generation Ryo Soga, Hideyuki Kanuka (Hitachi, Ltd.)  SS2021-14 DC2021-19 |
The automation tools for improving productivity of software development are abandoned at times due to lower-than-expecte... [more] | SS2021-14 DC2021-19 pp.7-12 |
| SS | 2021-03-04 13:25 |
Online | Online | Generating Exhaustive Counterexample and Path Constraint with Software Analysis Workbench and Symbolic PathFinder Rin Karashima, Shinpei Ogata, Kozo Okano (Shinshu Univ.) SS2020-41 |
Software Analysis Workbench (SAW) generates models from JVM bytecode by symbolic execution. Users can perform model che... [more] |
SS2020-41 pp.78-83 |
| DC | 2021-02-05 15:30 |
Online | Online | A Don't Care Filling Method of Control Signals Based on Non-scan Field Testability at Register Transfer Level Yuki Ikegaya, Yuta Ishiyama, Toshinori Hosokawa (Nihon Univ.), Masayoshi Yoshimura (Kyoto Sangyo Univ.) DC2020-77 |
A field testing that monitors the values of circuit outputs and internal signal lines during function mode is used as on... [more] | DC2020-77 pp.48-53 |
| SS | 2017-03-09 11:50 |
Okinawa | Equivalence Checking for Methods in Java and Its Applications Kozo Okano (Shinshu Univ.), Satoshi Harauchi (Mitsubishi Electric Corp.), Shinpei Ogata (Shinshu Univ.), Toshifusa Sekizawa (Nihon Univ.), Takeshi Obara (Shinshu Univ.) SS2016-65 |
A programmer sometimes implements both of equals method and hashCode method in a class of Java. The programmer should ob... [more] | SS2016-65 pp.31-36 |
|
| KBSE | 2016-05-27 10:00 |
Tokyo | Doshisha Univ. Tokyo Branch Office | Reducing the number of mutants with equivalent bug detection ability Tomohiro Ueno, Hirohide Haga (Doshisha Univ.) KBSE2016-5 |
Mutation analysis is a method to evaluate the software test cases set quality. In mutation analysis, mutant programs are... [more] | KBSE2016-5 pp.25-30 |
| MSS, CAS, SIP, VLD | 2015-06-18 10:10 |
Hokkaido | Otaru University of Commerce | Software model checking of embedded assembly programs by symbolic execution Ryosuke Konoshita, Satoshi Yamane (Kanazawa Univ.) CAS2015-15 VLD2015-22 SIP2015-46 MSS2015-15 |
We have developed a software verification system for embedded assembly programs. It dynamically generates a model by th... [more] |
CAS2015-15 VLD2015-22 SIP2015-46 MSS2015-15 pp.77-81 |
| KBSE | 2014-03-06 16:45 |
Okinawa | Okinawaken-Seinenkaikan | Equivalent Mutants Detection Method Using Symbolic Execution Takaya Ueshiba, Weitao Wang, Hirohide Haga (Doshisha Univ.) KBSE2013-88 |
This paper proposes a method for automatically detecting equivalent mutants using symbolic execution. In mutation analys... [more] | KBSE2013-88 pp.55-60 |
| IN, NV (Joint) |
2013-07-19 15:15 |
Hokkaido | Hokkaido Univ. Faculty of Eng. Academic Lounge 3 | Model Checking of OpenFlow Network with Abstraction of Packets Based on Symbolic Execution Yutaka Yakuwa, Nobuyuki Tomizawa, Toshio Tonouchi (NEC) IN2013-54 |
We propose a verification method of the OpenFlow network with the model checking, which can detect a loop routing and so... [more] | IN2013-54 pp.107-112 |
| DC, CPSY, IPSJ-SLDM, IPSJ-EMB | 2009-03-05 17:30 |
Niigata | Sado Island Integrated Development Center | Debugging Support for Synchronization of Parallel Execution in System Level Designs Hiroki Harada, Tasuku Nishihara, Takeshi Matsumoto (Tokyo University), Masahiro Fujita (Tokyo University/JST) CPSY2008-94 DC2008-85 |
There are many high-level designs contain parallel execution, synchronization, or communication, and they are often erro... [more] | CPSY2008-94 DC2008-85 pp.37-42 |
[Return to Top Page]