IEICE Technical Report

Print edition: ISSN 0913-5685
Online edition: ISSN 2432-6380

vol. 105, no. 288

Reconfigurable Systems

Workshop Date : 2005-09-16 / Issue Date : 2005-09-09

[PREV] [NEXT]

[TOP] | [2006] | [2007] | [2008] | [2009] | [2010] | [2011] | [2012] | [Japanese] / [English]


RECONF2005-41
Programmable Numerical Function Generators: Architectures and Synthesis Method
Shinobu Nagayama (Hiroshima City Univ.), Tsutomu Sasao (K.I.T), Jon T. Butler (Naval Postgraduate School)
pp. 1 - 6

RECONF2005-42
A Proposal of Design Support Tool for Genetic Algorithm Circuits on FPGA
Tatsuhiro Tachibana, Yosihihiro Murata (NAIST), Naoki Shibata (Shiga Univ.), Keiichi Yasumoto, Minoru Ito (NAIST)
pp. 7 - 12

RECONF2005-43
A Genetic Approach for Reconfigurable Mesh Connected Processors
Yusuke Fukushima, Masaru Fukushi, Susumu Horiguchi (Tohoku Univ.)
pp. 13 - 18

RECONF2005-44
A method of low energy design over an autonomous reconfiguration technique
Shigeki Imai, Masahiro Iida, Toshinori Sueyoshi (Kumamoto Univ.)
pp. 19 - 24

RECONF2005-45
Evaluation of Vth Control Region Granularity in Flex Power FPGA
Masakazu Hioki, Takashi Kawanami (AIST), Toshiyuki Tsutsumi (Meiji Univ.), Tadashi Nakagawa, Toshihiro Sekigawa, Hanpei Koike (AIST)
pp. 25 - 30

RECONF2005-46
Implementation of Optimal Vth Assigning Algorithm in Flex Power FPGA
Takashi Kawanami, Masakazu Hioki (AIST), Toshiyuki Tsutsumi (AIST/MEIJI), Tadashi Nakagawa, Toshihiro Sekigawa, Hanpei Koike (AIST)
pp. 31 - 36

RECONF2005-47
Cluster architecture for reconfigurable signal processing engine for wireless communications
Miyoshi Saito, Hisanori Fujisawa (Fujitsu Ltd.), Nobuo Ujiie (FLT), Hideki Yoshizawa (Fujitsu Ltd.)
pp. 37 - 42

RECONF2005-48
A FPGA Based Hardware/Software Co-learning System
Hoang Anh Tuan, Koichiro Nakamura, Shoichiro Namba, Katsuhiro Yamazaki, Shigeru Oyanagi (Ritsumeikan Univ.)
pp. 43 - 48

RECONF2005-49
Bio-Inspired Camera System with FPGA
Yoshiki Yamaguchi, Noriyuki Aibe, Kazuya Hayashi (Univ. of Tsukuba), Yorihisa Yamamoto (Yamamoto System Design), Ikuo Yoshihara (Univ. of Miyazaki), Moritoshi Yasunaga (Univ. of Tsukuba)
pp. 49 - 54

RECONF2005-50
Discussion on FPGA Implementation of the Extended Euclidean Algorithm over GF(2^m)
Takehiro Ito, Yuichiro Shibata, Ryuichi Harasawa, Kiyoshi Oguri (Nagasaki Univ)
pp. 55 - 60

RECONF2005-51
A method of determining dynamic reconfiguration timing of an FPGA-based encryption system by predicting the use of encryption algorithm
Yuhei Niwa, Atusi Maeda, Yoshinori Yamaguchi (Univ. of Tsukuba)
pp. 61 - 66

RECONF2005-52
Evaluation of Arithmetic Precision Required for a Reconfigurable Raytracing Machine with Triangle Patches
Shougo Nakamura, Yuichiro Shibata, Kiyoshi Oguri (Nagasaki Univ.)
pp. 67 - 72


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan