IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2005-10-21 10:30
Single-Chip Multi-Processor Integrating Quadruple 8-Way VLIW Processors
Atsushi Tanaka, Atsuhiro Suga, Fumihiko Hayakawa, Shinichiro Tago, Satoshi Imai (Fujitsu Lab) Link to ES Tech. Rep. Archives: ICD2005-138
Abstract (in Japanese) (See Japanese page) 
(in English) To realize the low power consumption and low-cost equipment needed to encode high-definition broadcasts, we have developed a FR1000 single-chip multicore processor that integrates four 8-way VLIW FR-V processor cores. This new multicore processor cores operate at 533 MHz, the memory interfaces at 266 MHz, and the system bus at 178 MHz. By using four processor cores, MPEG2 MP@HL video streams can be decoded using just software. This processor needs three watts to decode MPEG2 MP@HL video streams.
Keyword (in Japanese) (See Japanese page) 
(in English) embedded / microprocessor / chip multi-processor / multi-core processor / low-power / / /  
Reference Info. IEICE Tech. Rep., vol. 105, no. 352, ICD2005-138, pp. 25-29, Oct. 2005.
Paper # ICD2005-138 
Date of Issue 2005-10-14 (SIP, ICD, IE) 
ISSN Print edition: ISSN 0913-5685
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF Link to ES Tech. Rep. Archives: ICD2005-138

Conference Information
Conference Date 2005-10-20 - 2005-10-21 
Place (in Japanese) (See Japanese page) 
Place (in English) Ichinobo, Sakunami-Spa 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Processor, DSP, Image Engineering and etc. 
Paper Information
Registration To ICD 
Conference Code 2005-10-SIP-ICD-IE-IPSJ-SLDM 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Single-Chip Multi-Processor Integrating Quadruple 8-Way VLIW Processors 
Sub Title (in English)  
Keyword(1) embedded  
Keyword(2) microprocessor  
Keyword(3) chip multi-processor  
Keyword(4) multi-core processor  
Keyword(5) low-power  
1st Author's Name Atsushi Tanaka  
1st Author's Affiliation Fujitsu Laboratories (Fujitsu Lab)
2nd Author's Name Atsuhiro Suga  
2nd Author's Affiliation Fujitsu Laboratories (Fujitsu Lab)
3rd Author's Name Fumihiko Hayakawa  
3rd Author's Affiliation Fujitsu Laboratories (Fujitsu Lab)
4th Author's Name Shinichiro Tago  
4th Author's Affiliation Fujitsu Laboratories (Fujitsu Lab)
5th Author's Name Satoshi Imai  
5th Author's Affiliation Fujitsu Laboratories (Fujitsu Lab)
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2005-10-21 10:30:00 
Presentation Time 20 minutes 
Registration for ICD 
Paper # SIP2005-119, ICD2005-138, IE2005-83 
Volume (vol) vol.105 
Number (no) no.350(SIP), no.352(ICD), no.354(IE) 
Page pp.25-29 
Date of Issue 2005-10-14 (SIP, ICD, IE) 

[Return to Top Page]

[Return to IEICE Web Page]

The Institute of Electronics, Information and Communication Engineers (IEICE), Japan