Information: Join today and make your research activities more affordable! Technical workshop participation fees and annual registration fees are available at member rates.
Notice: [Important] Announcement of Changes to Registration Fee Payment and Manuscript Upload Procedures for IEICE Technical Meetings
IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2007-01-26 10:55
Design and Implementation of Bit-Slice Adder
Heejoung Park, Yuki Yamanashi, Nobuyuki Yoshikawa (Yokohama National Univ.), Masamitsu Tanaka, Akira Fujimaki (Nagoya Univ.), Hirotaka Terai (NICT), Shinichi Yorozu (NEC)
Abstract (in Japanese) (See Japanese page) 
(in English) Recently, a lot of researches on designing digital circuits by using SFQ logic circuits have been carried out extensively. We have been developing SFQ microprocessors based on the CORE architecture. In our SFQ microprocessor design, a bit-serial architecture, where the width of the data processed at the same time is 1-bit, has been used up to now to simplify the hardware complexity. In order to increase the performance of the microprocessor, however, we have to increase the width of the data processed at the same time, i.e. bit-slice width. In this paper, we present an architecture of bit-slice adder. In the proposed bit-slice adder, a logarithmic carry look-ahead adder architecture (CLA) was adapted to generate the carries, where the carries generated in the bit-slice data are fed back into the following bit-slice data internally to increase the throughput of the operation. We will show dependences of the operating time and the hardware cost of the bit-slice adder on the bit-slice width. We have also implemented a 4b bit-slice adder using SRL 2.5 kA/cm^2 niobium standard process, and demonstrated its high-speed operation.
Keyword (in Japanese) (See Japanese page) 
(in English) SFQ logic circuit / bit-slice adder / adder / CORE architecture / carry look-ahead adder / / /  
Reference Info. IEICE Tech. Rep., vol. 106, no. 503, SCE2006-32, pp. 13-18, Jan. 2007.
Paper # SCE2006-32 
Date of Issue 2007-01-19 (SCE) 
ISSN Print edition: ISSN 0913-5685
Download PDF

Conference Information
Committee SCE  
Conference Date 2007-01-26 - 2007-01-26 
Place (in Japanese) (See Japanese page) 
Place (in English) SRL 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Digital electronics, etc 
Paper Information
Registration To SCE 
Conference Code 2007-01-SCE 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Design and Implementation of Bit-Slice Adder 
Sub Title (in English)  
Keyword(1) SFQ logic circuit  
Keyword(2) bit-slice adder  
Keyword(3) adder  
Keyword(4) CORE architecture  
Keyword(5) carry look-ahead adder  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Heejoung Park  
1st Author's Affiliation Yokohama National University (Yokohama National Univ.)
2nd Author's Name Yuki Yamanashi  
2nd Author's Affiliation Yokohama National University (Yokohama National Univ.)
3rd Author's Name Nobuyuki Yoshikawa  
3rd Author's Affiliation Yokohama National University (Yokohama National Univ.)
4th Author's Name Masamitsu Tanaka  
4th Author's Affiliation Nagoya University (Nagoya Univ.)
5th Author's Name Akira Fujimaki  
5th Author's Affiliation Nagoya University (Nagoya Univ.)
6th Author's Name Hirotaka Terai  
6th Author's Affiliation National Institute of Information and Communications Technology (NICT)
7th Author's Name Shinichi Yorozu  
7th Author's Affiliation NEC (NEC)
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
21st Author's Name  
21st Author's Affiliation ()
22nd Author's Name  
22nd Author's Affiliation ()
23rd Author's Name  
23rd Author's Affiliation ()
24th Author's Name  
24th Author's Affiliation ()
25th Author's Name  
25th Author's Affiliation ()
26th Author's Name / /
26th Author's Affiliation ()
()
27th Author's Name / /
27th Author's Affiliation ()
()
28th Author's Name / /
28th Author's Affiliation ()
()
29th Author's Name / /
29th Author's Affiliation ()
()
30th Author's Name / /
30th Author's Affiliation ()
()
31st Author's Name / /
31st Author's Affiliation ()
()
32nd Author's Name / /
32nd Author's Affiliation ()
()
33rd Author's Name / /
33rd Author's Affiliation ()
()
34th Author's Name / /
34th Author's Affiliation ()
()
35th Author's Name / /
35th Author's Affiliation ()
()
36th Author's Name / /
36th Author's Affiliation ()
()
Speaker Author-1 
Date Time 2007-01-26 10:55:00 
Presentation Time 25 minutes 
Registration for SCE 
Paper # SCE2006-32 
Volume (vol) vol.106 
Number (no) no.503 
Page pp.13-18 
#Pages
Date of Issue 2007-01-19 (SCE) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan