IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2008-05-08 15:10
Checker Generation of Assertions with Local Variables for Model Checking
Sho Takeuchi, Kiyoharu Hamaguchi, Yosuke Kakiuchi, Toshinobu Kashiwabara (Osaka Univ.)
Abstract (in Japanese) (See Japanese page) 
(in English) To perform functional formal verification, model checking for
assertions has been used. It is difficult, however, to handle
assertions with local variables such as in SystemVerilog. The
problem is that many storing variables for local variables are
required, and having many storing variables increases the
computational complexity of model checking. In this report, we show
an algorithm for verification in order to reduce the number of
storing variables. In particular, our algorithm requires only one
storing variable for each local variable. We also show experimental
results for our algorithm compared with the previous work by Long
and Seawright, in which the memory requirement decreases by 10-30%.
Keyword (in Japanese) (See Japanese page) 
(in English) Model Checking / Assertion / Local Variable / SystemVerilog / / / /  
Reference Info. IEICE Tech. Rep., vol. 108, pp. 13-18, May 2008.
Paper #  
Date of Issue 2008-05-01 (VLD) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Download PDF

Conference Information
Committee VLD IPSJ-SLDM  
Conference Date 2008-05-08 - 2008-05-09 
Place (in Japanese) (See Japanese page) 
Place (in English) Kobe Univ. 
Topics (in Japanese) (See Japanese page) 
Topics (in English) System Design, etc. 
Paper Information
Registration To IPSJ-SLDM 
Conference Code 2008-05-VLD-SLDM 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Checker Generation of Assertions with Local Variables for Model Checking 
Sub Title (in English)  
Keyword(1) Model Checking  
Keyword(2) Assertion  
Keyword(3) Local Variable  
Keyword(4) SystemVerilog  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Sho Takeuchi  
1st Author's Affiliation Osaka University (Osaka Univ.)
2nd Author's Name Kiyoharu Hamaguchi  
2nd Author's Affiliation Osaka University (Osaka Univ.)
3rd Author's Name Yosuke Kakiuchi  
3rd Author's Affiliation Osaka University (Osaka Univ.)
4th Author's Name Toshinobu Kashiwabara  
4th Author's Affiliation Osaka University (Osaka Univ.)
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-2 
Date Time 2008-05-08 15:10:00 
Presentation Time 25 minutes 
Registration for IPSJ-SLDM 
Paper # VLD2008-3 
Volume (vol) vol.108 
Number (no) no.22 
Page pp.13-18 
#Pages
Date of Issue 2008-05-01 (VLD) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan