| Paper Abstract and Keywords |
| Presentation |
2009-04-13 12:40
[Invited Talk]
A 1.6GB/s DDR2 128Mb Chain FeRAM with Scalable Octal Bitline and Sensing Schemes Hidehiro Shiga, Daisaburo Takashima, Shinichiro Shiratake, Katsuhiko Hoya, Tadashi Miyakawa, Ryu Ogiwara, Ryo Fukuda, Ryosuke Takizawa, Kosuke Hatsuda, Fumiyoshi Matsuoka, Yasushi Nagadomi, Daisuke Hashimoto, Hisaaki Nishimura, Takeshi Hioka, Sumiko Dohmae (Toshiba Corp.) ICD2009-1 |
| Abstract |
(in Japanese) |
(See Japanese page) |
| (in English) |
Ferroelectric RAMs (FeRAMs) are expected to be the next generation semiconductor memory for their fast access speed (comparable to DRAMs) and the nonvolatility (like flash memories etc.). Our newly developed FeRAM chip is aimed at replacing DRAM. For that purpose, large capacity of 128Mb and high read/write bandwidth of 1.6GB/s are realized by introducing chain FeRAM(R) architecture and adopting DDR2 interface. |
| Keyword |
(in Japanese) |
(See Japanese page) |
| (in English) |
ferroelectric memory / FeRAM / / / / / / |
| Reference Info. |
IEICE Tech. Rep., vol. 109, no. 2, ICD2009-1, pp. 1-6, April 2009. |
| Paper # |
ICD2009-1 |
| Date of Issue |
2009-04-06 (ICD) |
| ISSN |
Print edition: ISSN 0913-5685 Online edition: ISSN 2432-6380 |
Copyright and reproduction |
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034) |
| Download PDF |
ICD2009-1 |