IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2010-02-19 14:50
Cut Set Analysis of Fault Tree with Priority AND Gates
Taijirou Yoneda, Tetsushi Yuge, Nobuyuki Tamura, Shigeru Yanagi (NDA) R2009-55 EMD2009-122 Link to ES Tech. Rep. Archives: EMD2009-122
Abstract (in Japanese) (See Japanese page) 
(in English) We propose a method for calculating the exact top event probability of a fault tree with priority AND gates using the minimal cut sets. A priority AND gate models such a situation in which the failure of the gate occurs if all the inputs fail in a preassigned order. At first, new operators which represent the dependence of an event sequence are defined. Then we present the algebraic forms of the minimal cut sequence set using the operators. Secondly, we obtain the concrete sequences of a minimal cut sequence by factoring method. The probabilities of the cut sequences are calculated using a Markov based formula. Finally, we calculate the top event probability of an FT using the probabilities of cut sequences.
Keyword (in Japanese) (See Japanese page) 
(in English) Dynamic FT / Priority AND Gate / Top event probability / Factoring / / / /  
Reference Info. IEICE Tech. Rep., vol. 109, no. 419, R2009-55, pp. 31-36, Feb. 2010.
Paper # R2009-55 
Date of Issue 2010-02-12 (R, EMD) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF R2009-55 EMD2009-122 Link to ES Tech. Rep. Archives: EMD2009-122

Conference Information
Committee EMD R  
Conference Date 2010-02-19 - 2010-02-19 
Place (in Japanese) (See Japanese page) 
Place (in English)  
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To R 
Conference Code 2010-02-EMD-R 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Cut Set Analysis of Fault Tree with Priority AND Gates 
Sub Title (in English)  
Keyword(1) Dynamic FT  
Keyword(2) Priority AND Gate  
Keyword(3) Top event probability  
Keyword(4) Factoring  
1st Author's Name Taijirou Yoneda  
1st Author's Affiliation National Defence Academy (NDA)
2nd Author's Name Tetsushi Yuge  
2nd Author's Affiliation National Defence Academy (NDA)
3rd Author's Name Nobuyuki Tamura  
3rd Author's Affiliation National Defence Academy (NDA)
4th Author's Name Shigeru Yanagi  
4th Author's Affiliation National Defence Academy (NDA)
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2010-02-19 14:50:00 
Presentation Time 25 minutes 
Registration for R 
Paper # R2009-55, EMD2009-122 
Volume (vol) vol.109 
Number (no) no.419(R), no.420(EMD) 
Page pp.31-36 
Date of Issue 2010-02-12 (R, EMD) 

[Return to Top Page]

[Return to IEICE Web Page]

The Institute of Electronics, Information and Communication Engineers (IEICE), Japan