IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2011-02-23 16:30
A Study on Precise FinFET High Frequency Characteristic Evaluation Method
Hideo Sakai (Keio Univ.), Shinichi Ouchi, Takashi Matsukawa, Kazuhiko Endo, Yongxun Liu, Junichi Tsukada, Yuki Ishikawa, Tadashi Nakagawa, Toshihiro Sekigawa, Hanpei Koike, Kunihiro Sakamoto, Meishoku Masahara (AIST), Hiroki Ishikuro (Keio Univ.) ED2010-198 SDM2010-233 Link to ES Tech. Rep. Archives: ED2010-198 SDM2010-233
Abstract (in Japanese) (See Japanese page) 
(in English) In recent years, different research groups have been focusing on FinFET transistor research as an excellent replacement for MOSFET transistor. However, FinFET application in RF circuitry has yet made progress. The main reason of such situation is the difficulty of making a simulation model of the 3D FinFET architecture. The 3D architecture introduces parasitics which are far more complicated than the current planar MOSFET. Even for experienced analog designer, it is a big challenge to determine the precise parasitic values based on experience and calculation. Recognizing intrinsic FinFET characteristics is necessary to establish an accurate high-frequency simulation model. On the other hand, experimental measurement of the FinFET’s intrinsic parts is difficult. Currently, the fabricated Fin Channels of the FinFET are smaller in comparison to area used to set up the contact holes in FinFET, thus introducing large parasitic around gate, drain, and source. Furthermore, parasitics introduced by gate, drain and source are much more dominant than parasitics of the intrinsic part, making it impossible to extract the FinFET’s Intrinsic characteristic during conventional frequency characteristic measurement. Due to the reason stated before, a highly accurate FinFET simulation model which is important for RF circuit design cannot be developed.
In this work, calibration patterns which can set the reference surface just beside the intrinsic Fin channel is proposed for precise extraction of FinFET’s intrinsic part, and its experimental measurement is done. Furthermore, AIST’s XMOS based simulation result and the extracted intrinsic part characteristic is compared, and its suitability for RF circuit design is discussed.
Keyword (in Japanese) (See Japanese page) 
(in English) FinFET / XMOS / AIST / S-parameter / RF Circuit / / /  
Reference Info. IEICE Tech. Rep., vol. 110, no. 424, SDM2010-233, pp. 37-42, Feb. 2011.
Paper # SDM2010-233 
Date of Issue 2011-02-16 (ED, SDM) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF ED2010-198 SDM2010-233 Link to ES Tech. Rep. Archives: ED2010-198 SDM2010-233

Conference Information
Committee SDM ED  
Conference Date 2011-02-23 - 2011-02-24 
Place (in Japanese) (See Japanese page) 
Place (in English) Hokkaido Univ. 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Functional nanodevices and related technologies 
Paper Information
Registration To SDM 
Conference Code 2011-02-SDM-ED 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) A Study on Precise FinFET High Frequency Characteristic Evaluation Method 
Sub Title (in English)  
Keyword(1) FinFET  
Keyword(2) XMOS  
Keyword(3) AIST  
Keyword(4) S-parameter  
Keyword(5) RF Circuit  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Hideo Sakai  
1st Author's Affiliation Keio University (Keio Univ.)
2nd Author's Name Shinichi Ouchi  
2nd Author's Affiliation National Institute of Advanced Industrial Science and Technology (AIST)
3rd Author's Name Takashi Matsukawa  
3rd Author's Affiliation National Institute of Advanced Industrial Science and Technology (AIST)
4th Author's Name Kazuhiko Endo  
4th Author's Affiliation National Institute of Advanced Industrial Science and Technology (AIST)
5th Author's Name Yongxun Liu  
5th Author's Affiliation National Institute of Advanced Industrial Science and Technology (AIST)
6th Author's Name Junichi Tsukada  
6th Author's Affiliation National Institute of Advanced Industrial Science and Technology (AIST)
7th Author's Name Yuki Ishikawa  
7th Author's Affiliation National Institute of Advanced Industrial Science and Technology (AIST)
8th Author's Name Tadashi Nakagawa  
8th Author's Affiliation National Institute of Advanced Industrial Science and Technology (AIST)
9th Author's Name Toshihiro Sekigawa  
9th Author's Affiliation National Institute of Advanced Industrial Science and Technology (AIST)
10th Author's Name Hanpei Koike  
10th Author's Affiliation National Institute of Advanced Industrial Science and Technology (AIST)
11th Author's Name Kunihiro Sakamoto  
11th Author's Affiliation National Institute of Advanced Industrial Science and Technology (AIST)
12th Author's Name Meishoku Masahara  
12th Author's Affiliation National Institute of Advanced Industrial Science and Technology (AIST)
13th Author's Name Hiroki Ishikuro  
13th Author's Affiliation Keio University (Keio Univ.)
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2011-02-23 16:30:00 
Presentation Time 25 minutes 
Registration for SDM 
Paper # ED2010-198, SDM2010-233 
Volume (vol) vol.110 
Number (no) no.423(ED), no.424(SDM) 
Page pp.37-42 
#Pages
Date of Issue 2011-02-16 (ED, SDM) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan