IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2011-12-16 11:20
Hardware software co-design methodology tolerating software redundancy
Yuta Teranishi (Fujitsu Qnet), Toshiya Otomo, Koji Kurihara, Hiromasa Yamauchi, Takahisa Suzuki, Koichiro Yamashita (Fujitsu Lab) ICD2011-130 Link to ES Tech. Rep. Archives: ICD2011-130
Abstract (in Japanese) (See Japanese page) 
(in English) In high-performance SoC design, the best system cannot be done even if the optimized software and the optimized hardware are combined. Therefore, the system design that gives the redundancy might become effective. In general, a heuristic approach is taken as for such a design. On the other hand, we proposed Software-Hardware co-design that considered the redundancy by the approach of the mathematical principle modeling, and confirmed effectiveness.
Keyword (in Japanese) (See Japanese page) 
(in English) Upstream design / System level design / Modeling / / / / /  
Reference Info. IEICE Tech. Rep., vol. 111, no. 352, ICD2011-130, pp. 137-142, Dec. 2011.
Paper # ICD2011-130 
Date of Issue 2011-12-08 (ICD) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF ICD2011-130 Link to ES Tech. Rep. Archives: ICD2011-130

Conference Information
Committee ICD  
Conference Date 2011-12-15 - 2011-12-16 
Place (in Japanese) (See Japanese page) 
Place (in English)  
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To ICD 
Conference Code 2011-12-ICD 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Hardware software co-design methodology tolerating software redundancy 
Sub Title (in English)  
Keyword(1) Upstream design  
Keyword(2) System level design  
Keyword(3) Modeling  
Keyword(4)  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Yuta Teranishi  
1st Author's Affiliation Fujitsu Kyushu Network Technologies Limited (Fujitsu Qnet)
2nd Author's Name Toshiya Otomo  
2nd Author's Affiliation FUJITSU LABORATORIES LTD. (Fujitsu Lab)
3rd Author's Name Koji Kurihara  
3rd Author's Affiliation FUJITSU LABORATORIES LTD. (Fujitsu Lab)
4th Author's Name Hiromasa Yamauchi  
4th Author's Affiliation FUJITSU LABORATORIES LTD. (Fujitsu Lab)
5th Author's Name Takahisa Suzuki  
5th Author's Affiliation FUJITSU LABORATORIES LTD. (Fujitsu Lab)
6th Author's Name Koichiro Yamashita  
6th Author's Affiliation FUJITSU LABORATORIES LTD. (Fujitsu Lab)
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2011-12-16 11:20:00 
Presentation Time 25 minutes 
Registration for ICD 
Paper # ICD2011-130 
Volume (vol) vol.111 
Number (no) no.352 
Page pp.137-142 
#Pages
Date of Issue 2011-12-08 (ICD) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan