IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2013-10-24 15:45
Design of an FPGA-Based FDTD Accelerator Using OpenCL
Yasuhiro Takei, Hasitha Muthumala Waidyasooriya, Masanori Hariyama, Michitaka Kameyama (Tohoku Univ.) EMCJ2013-73 MW2013-113 EST2013-65 Link to ES Tech. Rep. Archives: MW2013-113 EST2013-65
Abstract (in Japanese) (See Japanese page) 
(in English) High-performance computing systems with dedicated hardware on FPGAs can achieve power efficient computations compared with CPUs and GPUs. However, the hardware design on FPGAs needs more time than the software design on CPUs and GPUs.
We designed an FDTD hardware accelerator using the OpenCL compiler for FPGA in this paper. Since it is possible to create hardware automatically from the OpenCL code by using this compiler, we can implement applications on FPGAs in a short time compared with the design with a hardware description language.
According to the result of the implementation of the FDTD accelerator on the FPGA, the processing speed is faster than CPU. Moreover, the power consumption is about one-tenth of GPU.
Keyword (in Japanese) (See Japanese page) 
(in English) OpenCL / FPGA / FDTD method / Hardware accelerator / / / /  
Reference Info. IEICE Tech. Rep., vol. 113, no. 261, EST2013-65, pp. 73-76, Oct. 2013.
Paper # EST2013-65 
Date of Issue 2013-10-17 (EMCJ, MW, EST) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF EMCJ2013-73 MW2013-113 EST2013-65 Link to ES Tech. Rep. Archives: MW2013-113 EST2013-65

Conference Information
Committee EMCJ IEE-EMC MW EST  
Conference Date 2013-10-24 - 2013-10-25 
Place (in Japanese) (See Japanese page) 
Place (in English) Tohoku Univ. 
Topics (in Japanese) (See Japanese page) 
Topics (in English) EMC, Micro wave, Electromagnetic analysis, etc. 
Paper Information
Registration To EST 
Conference Code 2013-10-EMCJ-EMC-MW-EST 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Design of an FPGA-Based FDTD Accelerator Using OpenCL 
Sub Title (in English)  
Keyword(1) OpenCL  
Keyword(2) FPGA  
Keyword(3) FDTD method  
Keyword(4) Hardware accelerator  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Yasuhiro Takei  
1st Author's Affiliation Tohoku University (Tohoku Univ.)
2nd Author's Name Hasitha Muthumala Waidyasooriya  
2nd Author's Affiliation Tohoku University (Tohoku Univ.)
3rd Author's Name Masanori Hariyama  
3rd Author's Affiliation Tohoku University (Tohoku Univ.)
4th Author's Name Michitaka Kameyama  
4th Author's Affiliation Tohoku University (Tohoku Univ.)
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2013-10-24 15:45:00 
Presentation Time 25 minutes 
Registration for EST 
Paper # EMCJ2013-73, MW2013-113, EST2013-65 
Volume (vol) vol.113 
Number (no) no.259(EMCJ), no.260(MW), no.261(EST) 
Page pp.73-76 
#Pages
Date of Issue 2013-10-17 (EMCJ, MW, EST) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan