IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2014-01-24 15:55
Trilayer junction technology for superconducting quantum integrated circuit
Masaaki Maezawa, Tetsuro Satoh, Yoshiji Noguchi, Masashi Yamagishi, Mutsuo Hidaka, Tsuyoshi Horikawa (AIST) SCE2013-57 Link to ES Tech. Rep. Archives: SCE2013-57
Abstract (in Japanese) (See Japanese page) 
(in English) We present a fabrication technology of deep-submicron Josephson junctions for scalable integration of superconducting quantum-bit circuits, which enables a practical superconducting quantum computer. A self-aligned trilayer process for Al/AlOx/Al junctions has been developed by using a chemical mechanical polishing (CMP) technique. Taking account of the chemical and mechanical fragility of Al thin films, we have optimized the junction process and successfully fabricated 100-nm-scale junctions applicable to integrated superconducting quantum bits.
Keyword (in Japanese) (See Japanese page) 
(in English) Quantum Information Processing / Josephson Junction / Superconducting Integrated Circuit / Planarization / Small Junction / / /  
Reference Info. IEICE Tech. Rep., vol. 113, no. 401, SCE2013-57, pp. 129-134, Jan. 2014.
Paper # SCE2013-57 
Date of Issue 2014-01-16 (SCE) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF SCE2013-57 Link to ES Tech. Rep. Archives: SCE2013-57

Conference Information
Committee SCE  
Conference Date 2014-01-23 - 2014-01-24 
Place (in Japanese) (See Japanese page) 
Place (in English) Kikaishinkou-kaikan Bldg. 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Thin film, device technologies and their applications, etc. 
Paper Information
Registration To SCE 
Conference Code 2014-01-SCE 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Trilayer junction technology for superconducting quantum integrated circuit 
Sub Title (in English)  
Keyword(1) Quantum Information Processing  
Keyword(2) Josephson Junction  
Keyword(3) Superconducting Integrated Circuit  
Keyword(4) Planarization  
Keyword(5) Small Junction  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Masaaki Maezawa  
1st Author's Affiliation National Institute of Advanced Industrial Science and Technology (AIST)
2nd Author's Name Tetsuro Satoh  
2nd Author's Affiliation National Institute of Advanced Industrial Science and Technology (AIST)
3rd Author's Name Yoshiji Noguchi  
3rd Author's Affiliation National Institute of Advanced Industrial Science and Technology (AIST)
4th Author's Name Masashi Yamagishi  
4th Author's Affiliation National Institute of Advanced Industrial Science and Technology (AIST)
5th Author's Name Mutsuo Hidaka  
5th Author's Affiliation National Institute of Advanced Industrial Science and Technology (AIST)
6th Author's Name Tsuyoshi Horikawa  
6th Author's Affiliation National Institute of Advanced Industrial Science and Technology (AIST)
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2014-01-24 15:55:00 
Presentation Time 25 minutes 
Registration for SCE 
Paper # SCE2013-57 
Volume (vol) vol.113 
Number (no) no.401 
Page pp.129-134 
#Pages
Date of Issue 2014-01-16 (SCE) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan