Paper Abstract and Keywords |
Presentation |
2014-01-24 15:55
Trilayer junction technology for superconducting quantum integrated circuit Masaaki Maezawa, Tetsuro Satoh, Yoshiji Noguchi, Masashi Yamagishi, Mutsuo Hidaka, Tsuyoshi Horikawa (AIST) SCE2013-57 Link to ES Tech. Rep. Archives: SCE2013-57 |
Abstract |
(in Japanese) |
(See Japanese page) |
(in English) |
We present a fabrication technology of deep-submicron Josephson junctions for scalable integration of superconducting quantum-bit circuits, which enables a practical superconducting quantum computer. A self-aligned trilayer process for Al/AlOx/Al junctions has been developed by using a chemical mechanical polishing (CMP) technique. Taking account of the chemical and mechanical fragility of Al thin films, we have optimized the junction process and successfully fabricated 100-nm-scale junctions applicable to integrated superconducting quantum bits. |
Keyword |
(in Japanese) |
(See Japanese page) |
(in English) |
Quantum Information Processing / Josephson Junction / Superconducting Integrated Circuit / Planarization / Small Junction / / / |
Reference Info. |
IEICE Tech. Rep., vol. 113, no. 401, SCE2013-57, pp. 129-134, Jan. 2014. |
Paper # |
SCE2013-57 |
Date of Issue |
2014-01-16 (SCE) |
ISSN |
Print edition: ISSN 0913-5685 Online edition: ISSN 2432-6380 |
Copyright and reproduction |
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034) |
Download PDF |
SCE2013-57 Link to ES Tech. Rep. Archives: SCE2013-57 |