| Paper Abstract and Keywords |
| Presentation |
2015-01-27 16:45
[Invited Talk]
Experimental Realization of Complementary p- and n- Tunnel FinFETs with Subthreshold Slopes of Less than 60 mV/decade and Very Low (pA/um) Off-Current on a Si CMOS Platform Yukinori Morita, Takahiro Mori, Koichi Fukuda, Wataru Mizubayashi, Shinji Migita, Takashi Matsukawa, Kazuhiko Endo, Shinichi O'uchi, Yongxun Liu, Meishoku Masahara, Hiroyuki Ota (AIST) SDM2014-146 |
| Abstract |
(in Japanese) |
(See Japanese page) |
| (in English) |
Complementary (p- and n-type) tunnel FinFETs operating with subthreshold slopes (SSs) of less than 60 mV/decade and very low off-currents (on the order of a few pA/µm) have been experimentally realized on the Si CMOS platform. Improvements in the SSs have been realized by optimizing epitaxial channel growth on heavily arsenic- and boron-doped source surfaces for purging interface defects at the epitaxial tunnel junctions. |
| Keyword |
(in Japanese) |
(See Japanese page) |
| (in English) |
Tunnel FET / TFET / FinFET / Tunnel FinFET / Epitaxial growth / Steep-slope / / |
| Reference Info. |
IEICE Tech. Rep., vol. 114, no. 421, SDM2014-146, pp. 45-48, Jan. 2015. |
| Paper # |
SDM2014-146 |
| Date of Issue |
2015-01-20 (SDM) |
| ISSN |
Print edition: ISSN 0913-5685 Online edition: ISSN 2432-6380 |
Copyright and reproduction |
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034) |
| Download PDF |
SDM2014-146 |