Paper Abstract and Keywords |
Presentation |
2017-03-02 13:30
[Invited Talk]
Accelerating an IoT Application by using CPU-FPGA tightly coupled architecture Yuki Kobayashi, Yoshikazu Watanabe, Seiya Shibata, Takashi Takenaka, Takeo Hosomi, Yuichi Nakamura (NEC) VLD2016-115 |
Abstract |
(in Japanese) |
(See Japanese page) |
(in English) |
CPU-FPGA tightly coupled architecture is an emerging architecture where FPGA is tightly coupled with CPU. We introduce an acceleration method that exploits the CPU-FPGA tightly coupled architecture. The advantages of such CPU-FPGA tightly coupled architecture include a broadband interconnect for the main memory space shared by CPU and FPGA. However, it requires careful design of both hardware and software to fully exploit the potential communication performance of the architecture. We developed a data packing technique to improve the efficiency of communication, and communication scheme that utilizes ring queues. We applied the developed techniques to an IoT application that performs the high-accuracy analysis of real world and confirmed that they are effective for accelerating the kernel function of the application. |
Keyword |
(in Japanese) |
(See Japanese page) |
(in English) |
FPGA / CPU-FPGA tightly coupled architecture / IoT / Ring-queue / / / / |
Reference Info. |
IEICE Tech. Rep., vol. 116, no. 478, VLD2016-115, pp. 79-79, March 2017. |
Paper # |
VLD2016-115 |
Date of Issue |
2017-02-22 (VLD) |
ISSN |
Print edition: ISSN 0913-5685 Online edition: ISSN 2432-6380 |
Copyright and reproduction |
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034) |
Download PDF |
VLD2016-115 |
Conference Information |
Committee |
VLD |
Conference Date |
2017-03-01 - 2017-03-03 |
Place (in Japanese) |
(See Japanese page) |
Place (in English) |
Okinawa Seinen Kaikan |
Topics (in Japanese) |
(See Japanese page) |
Topics (in English) |
|
Paper Information |
Registration To |
VLD |
Conference Code |
2017-03-VLD |
Language |
Japanese |
Title (in Japanese) |
(See Japanese page) |
Sub Title (in Japanese) |
(See Japanese page) |
Title (in English) |
Accelerating an IoT Application by using CPU-FPGA tightly coupled architecture |
Sub Title (in English) |
|
Keyword(1) |
FPGA |
Keyword(2) |
CPU-FPGA tightly coupled architecture |
Keyword(3) |
IoT |
Keyword(4) |
Ring-queue |
Keyword(5) |
|
Keyword(6) |
|
Keyword(7) |
|
Keyword(8) |
|
1st Author's Name |
Yuki Kobayashi |
1st Author's Affiliation |
NEC Corporation (NEC) |
2nd Author's Name |
Yoshikazu Watanabe |
2nd Author's Affiliation |
NEC Corporation (NEC) |
3rd Author's Name |
Seiya Shibata |
3rd Author's Affiliation |
NEC Corporation (NEC) |
4th Author's Name |
Takashi Takenaka |
4th Author's Affiliation |
NEC Corporation (NEC) |
5th Author's Name |
Takeo Hosomi |
5th Author's Affiliation |
NEC Corporation (NEC) |
6th Author's Name |
Yuichi Nakamura |
6th Author's Affiliation |
NEC Corporation (NEC) |
7th Author's Name |
|
7th Author's Affiliation |
() |
8th Author's Name |
|
8th Author's Affiliation |
() |
9th Author's Name |
|
9th Author's Affiliation |
() |
10th Author's Name |
|
10th Author's Affiliation |
() |
11th Author's Name |
|
11th Author's Affiliation |
() |
12th Author's Name |
|
12th Author's Affiliation |
() |
13th Author's Name |
|
13th Author's Affiliation |
() |
14th Author's Name |
|
14th Author's Affiliation |
() |
15th Author's Name |
|
15th Author's Affiliation |
() |
16th Author's Name |
|
16th Author's Affiliation |
() |
17th Author's Name |
|
17th Author's Affiliation |
() |
18th Author's Name |
|
18th Author's Affiliation |
() |
19th Author's Name |
|
19th Author's Affiliation |
() |
20th Author's Name |
|
20th Author's Affiliation |
() |
Speaker |
Author-1 |
Date Time |
2017-03-02 13:30:00 |
Presentation Time |
25 minutes |
Registration for |
VLD |
Paper # |
VLD2016-115 |
Volume (vol) |
vol.116 |
Number (no) |
no.478 |
Page |
p.79 |
#Pages |
1 |
Date of Issue |
2017-02-22 (VLD) |
|