IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2019-02-27 17:10
Improvement on DMA Transfer Efficiency by Packet Concatenation
Shoko Ohteru, Saki Hatta, Tomoaki Kawamura, Koji Yamazaki, Takahiro Hatano, Akihiko Miyazaki, Koyo Nitta (NTT) VLD2018-106 HWS2018-69
Abstract (in Japanese) (See Japanese page) 
(in English) (Not available yet)
Keyword (in Japanese) (See Japanese page) 
(in English) DMA transfer / FPGA / / / / / /  
Reference Info. IEICE Tech. Rep., vol. 118, no. 457, VLD2018-106, pp. 79-84, Feb. 2019.
Paper # VLD2018-106 
Date of Issue 2019-02-20 (VLD, HWS) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF VLD2018-106 HWS2018-69

Conference Information
Committee HWS VLD  
Conference Date 2019-02-27 - 2019-03-02 
Place (in Japanese) (See Japanese page) 
Place (in English) Okinawa Ken Seinen Kaikan 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Design Technology for System-on-Silicon, Hardware Security, etc. 
Paper Information
Registration To VLD 
Conference Code 2019-02-HWS-VLD 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Improvement on DMA Transfer Efficiency by Packet Concatenation 
Sub Title (in English)  
Keyword(1) DMA transfer  
Keyword(2) FPGA  
Keyword(3)  
Keyword(4)  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Shoko Ohteru  
1st Author's Affiliation NTT Corporation (NTT)
2nd Author's Name Saki Hatta  
2nd Author's Affiliation NTT Corporation (NTT)
3rd Author's Name Tomoaki Kawamura  
3rd Author's Affiliation NTT Corporation (NTT)
4th Author's Name Koji Yamazaki  
4th Author's Affiliation NTT Corporation (NTT)
5th Author's Name Takahiro Hatano  
5th Author's Affiliation NTT Corporation (NTT)
6th Author's Name Akihiko Miyazaki  
6th Author's Affiliation NTT Corporation (NTT)
7th Author's Name Koyo Nitta  
7th Author's Affiliation NTT Corporation (NTT)
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2019-02-27 17:10:00 
Presentation Time 25 minutes 
Registration for VLD 
Paper # VLD2018-106, HWS2018-69 
Volume (vol) vol.118 
Number (no) no.457(VLD), no.458(HWS) 
Page pp.79-84 
#Pages
Date of Issue 2019-02-20 (VLD, HWS) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan