IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2019-03-01 10:50
Reinforcing Generation of Instruction Sequences in Random Testing of Android Virtual Machine
Ryotaro Shimizu, Nagisa Ishiura (Kwansei Gakuin Univ.) VLD2018-124 HWS2018-87
Abstract (in Japanese) (See Japanese page) 
(in English) This article presents a method of reinforcing generation of instruction sequences in random testing of the Android virtual machine (VM). A mutation based random test generation method, in which input DEX (Dalvik Executable) files are generated by randomly mutating some bytes in existing valid DEX files, ends up with low efficiency because invalid DEX files are rejected by the VM's verifier. On the other hand, in a generation based method, which generates only valid DEX files that pass the verifier, did not incorporate enough number nor enough variation of instructions and class fields. In this article the latter method is extended to provide test files with larger number and variation of instruction and class fields. More than one methods are generated in a byte code to increase the total number of instructions in a file. A top-down generation procedure is employed instead of the bottom-up one to make it easier to afford variety of instructions and operands. The field information in the file header is modified to randomly change the types and modifiers of class fields. A test system has been implemented in Perl 5 and the VM of Android 9.0 have been tested. Although no error has been detected so far, it is expected that the tests provides a wider coverage.
Keyword (in Japanese) (See Japanese page) 
(in English) Android / Virtual Machine / Random Testing / / / / /  
Reference Info. IEICE Tech. Rep., vol. 118, no. 457, VLD2018-124, pp. 187-192, Feb. 2019.
Paper # VLD2018-124 
Date of Issue 2019-02-20 (VLD, HWS) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF VLD2018-124 HWS2018-87

Conference Information
Committee HWS VLD  
Conference Date 2019-02-27 - 2019-03-02 
Place (in Japanese) (See Japanese page) 
Place (in English) Okinawa Ken Seinen Kaikan 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Design Technology for System-on-Silicon, Hardware Security, etc. 
Paper Information
Registration To VLD 
Conference Code 2019-02-HWS-VLD 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Reinforcing Generation of Instruction Sequences in Random Testing of Android Virtual Machine 
Sub Title (in English)  
Keyword(1) Android  
Keyword(2) Virtual Machine  
Keyword(3) Random Testing  
Keyword(4)  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Ryotaro Shimizu  
1st Author's Affiliation Kwansei Gakuin University (Kwansei Gakuin Univ.)
2nd Author's Name Nagisa Ishiura  
2nd Author's Affiliation Kwansei Gakuin University (Kwansei Gakuin Univ.)
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2019-03-01 10:50:00 
Presentation Time 25 minutes 
Registration for VLD 
Paper # VLD2018-124, HWS2018-87 
Volume (vol) vol.118 
Number (no) no.457(VLD), no.458(HWS) 
Page pp.187-192 
#Pages
Date of Issue 2019-02-20 (VLD, HWS) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan