IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2019-07-24 14:10
Design of Highly Efficient AES Hardware Architectures Based on Multiplicative-Offset
Rei Ueno (Tohoku Univ.), Sumio Morioka (IST), Noriyuki Miura, Kohei Matsuda, Makoto Nagata (Kobe Univ.), Shivam Bhasin (NTU), Yves Mathieu, Tarik Graba, Jean-Luc Danger (TPT), Naofumi Homma (Tohoku Univ.) ISEC2019-58 SITE2019-52 BioX2019-50 HWS2019-53 ICSS2019-56 EMM2019-61
Abstract (in Japanese) (See Japanese page) 
(in English) This paper presents high throughput/gate hardware architectures. In order to achieve a high area-time efficiency, the proposed architectures employ a new trick for optimizing construction of linear operations named multiplicative-offset, in addition to register-retiming and operation-reordering techniques. As a result of logic syntheses, we confirm that the proposed AES encryption/decryption hardware and encryption hardware achieve approximately 51–57% and 58–64% higher efficiency than conventional ones, respectively
Keyword (in Japanese) (See Japanese page) 
(in English) AES / Hardware architectures / Round-based encryption datapath / unified encryption/decryption architecture / CBC mode / / /  
Reference Info. IEICE Tech. Rep., vol. 119, no. 143, HWS2019-53, pp. 375-382, July 2019.
Paper # HWS2019-53 
Date of Issue 2019-07-16 (ISEC, SITE, BioX, HWS, ICSS, EMM) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF ISEC2019-58 SITE2019-52 BioX2019-50 HWS2019-53 ICSS2019-56 EMM2019-61

Conference Information
Conference Date 2019-07-23 - 2019-07-24 
Place (in Japanese) (See Japanese page) 
Place (in English) Kochi University of Technology 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Security, etc. 
Paper Information
Registration To HWS 
Conference Code 2019-07-ISEC-SITE-ICSS-EMM-HWS-BioX-CSEC-SPT 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Design of Highly Efficient AES Hardware Architectures Based on Multiplicative-Offset 
Sub Title (in English)  
Keyword(1) AES  
Keyword(2) Hardware architectures  
Keyword(3) Round-based encryption datapath  
Keyword(4) unified encryption/decryption architecture  
Keyword(5) CBC mode  
1st Author's Name Rei Ueno  
1st Author's Affiliation Tohoku University (Tohoku Univ.)
2nd Author's Name Sumio Morioka  
2nd Author's Affiliation Interstellar Technologies Inc. (IST)
3rd Author's Name Noriyuki Miura  
3rd Author's Affiliation Kobe University (Kobe Univ.)
4th Author's Name Kohei Matsuda  
4th Author's Affiliation Kobe University (Kobe Univ.)
5th Author's Name Makoto Nagata  
5th Author's Affiliation Kobe University (Kobe Univ.)
6th Author's Name Shivam Bhasin  
6th Author's Affiliation Nanyang Technological University (NTU)
7th Author's Name Yves Mathieu  
7th Author's Affiliation Telecom ParisTech (TPT)
8th Author's Name Tarik Graba  
8th Author's Affiliation Telecom ParisTech (TPT)
9th Author's Name Jean-Luc Danger  
9th Author's Affiliation Telecom ParisTech (TPT)
10th Author's Name Naofumi Homma  
10th Author's Affiliation Tohoku University (Tohoku Univ.)
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2019-07-24 14:10:00 
Presentation Time 25 minutes 
Registration for HWS 
Paper # ISEC2019-58, SITE2019-52, BioX2019-50, HWS2019-53, ICSS2019-56, EMM2019-61 
Volume (vol) vol.119 
Number (no) no.140(ISEC), no.141(SITE), no.142(BioX), no.143(HWS), no.144(ICSS), no.145(EMM) 
Page pp.375-382 
Date of Issue 2019-07-16 (ISEC, SITE, BioX, HWS, ICSS, EMM) 

[Return to Top Page]

[Return to IEICE Web Page]

The Institute of Electronics, Information and Communication Engineers (IEICE), Japan