Information: Join today and make your research activities more affordable! Technical workshop participation fees and annual registration fees are available at member rates.
Notice: [Important] Announcement of Changes to Registration Fee Payment and Manuscript Upload Procedures for IEICE Technical Meetings
IEICE Technical Committee Submission System
Conference Paper's Information		 Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2020-12-12 10:50
Learning Support System for Intellectual Property Law using Logic Circuits and its Practical Use
Masashi Komatsu, Toru Kano, Takako Akakura (TUS) ET2020-36
Abstract (in Japanese) (See Japanese page) 
(in English) The authors have been working on the development of an intellectual property law learning support system for students in the Faculty of Engineering because of the growing demand for intellectual property law education.
We have developed two learning support systems.
The first is a system that can learn provisions using logic circuits.
The second is a problem exercise system that provides feedback using explanations of sentences and logic circuits of provisions.
In this study, we incorporate the developed learning support systems as e-Learning contents for lectures and evaluate them by practical use.
The system usage questionnaire and the operation logs of the learning support systems are used for the evaluation.
In addition, we focus on Felder's learning style to analyze what kind of students tend to like our systems.
As a result, it was suggested our systems are especially for students who prefer visual learning.
Keyword (in Japanese) (See Japanese page) 
(in English) Intellectual Property Law / Learning Support System / Learning Style / / / / /  
Reference Info. IEICE Tech. Rep., vol. 120, no. 289, ET2020-36, pp. 11-16, Dec. 2020.
Paper # ET2020-36 
Date of Issue 2020-12-05 (ET) 
ISSN Online edition: ISSN 2432-6380
Copyright
and
reproduction		 All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF ET2020-36

Conference Information
Committee ET  
Conference Date 2020-12-12 - 2020-12-12 
Place (in Japanese) (See Japanese page) 
Place (in English) Online 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Sessions for Young Researchers (Young Researcher Awards Selection), etc. 
Paper Information
Registration To ET 
Conference Code 2020-12-ET 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Learning Support System for Intellectual Property Law using Logic Circuits and its Practical Use 
Sub Title (in English)  
Keyword(1) Intellectual Property Law  
Keyword(2) Learning Support System  
Keyword(3) Learning Style  
Keyword(4)  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Masashi Komatsu  
1st Author's Affiliation Tokyo University of Science (TUS)
2nd Author's Name Toru Kano  
2nd Author's Affiliation Tokyo University of Science (TUS)
3rd Author's Name Takako Akakura  
3rd Author's Affiliation Tokyo University of Science (TUS)
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
21st Author's Name  
21st Author's Affiliation ()
22nd Author's Name  
22nd Author's Affiliation ()
23rd Author's Name  
23rd Author's Affiliation ()
24th Author's Name  
24th Author's Affiliation ()
25th Author's Name  
25th Author's Affiliation ()
26th Author's Name / /
26th Author's Affiliation ()
()
27th Author's Name / /
27th Author's Affiliation ()
()
28th Author's Name / /
28th Author's Affiliation ()
()
29th Author's Name / /
29th Author's Affiliation ()
()
30th Author's Name / /
30th Author's Affiliation ()
()
31st Author's Name / /
31st Author's Affiliation ()
()
32nd Author's Name / /
32nd Author's Affiliation ()
()
33rd Author's Name / /
33rd Author's Affiliation ()
()
34th Author's Name / /
34th Author's Affiliation ()
()
35th Author's Name / /
35th Author's Affiliation ()
()
36th Author's Name / /
36th Author's Affiliation ()
()
Speaker Author-1 
Date Time 2020-12-12 10:50:00 
Presentation Time 20 minutes 
Registration for ET 
Paper # ET2020-36 
Volume (vol) vol.120 
Number (no) no.289 
Page pp.11-16 
#Pages 6 
Date of Issue 2020-12-05 (ET) 

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan