IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2021-03-04 10:15
Error Performances of Synchronous Optical Code-Division Multiple Access Schemes Using Chip-Pair Codes
Tomoko K. Matsushima, Shoichiro Yamasaki, Kyohei Ono (Polytechnic Univ.) IT2020-114 ISEC2020-44 WBS2020-33
Abstract (in Japanese) (See Japanese page) 
(in English) This paper investigates the bit error rate performance of synchronous optical code-division multiple access (CDMA) using chip-pair codes. The class of chip-pair codes is a proper subset of the class of generalized modified prime sequence codes (GMPSCs). The chip pair codes are constructed from any extension fields GF($p^m$), where $p$ is a prime number and $m$ is a positive integer. Optical CDMA systems with chip-pair codes remove optical interference (e.g., background light) whose intensity varies by shorter blocks with a length of $p$, while those with GMPSCs remove optical interference whose intensity varies by longer blocks with a length of $p^m$. Present paper investigates the bit error rate performances of optical CDMA with chip-pair codes under the condition that the intensity of the interference light varies continuously. It is shown that the bit error rate performances for chip-pair codes are better than those for the original GMPSCs when there exists a continuously and periodically varying interference light.
Keyword (in Japanese) (See Japanese page) 
(in English) optical CDMA / generalized modified prime sequence code / chip-pair code / optical interference / background light / / /  
Reference Info. IEICE Tech. Rep., vol. 120, no. 410, IT2020-114, pp. 13-18, March 2021.
Paper # IT2020-114 
Date of Issue 2021-02-25 (IT, ISEC, WBS) 
ISSN Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF IT2020-114 ISEC2020-44 WBS2020-33

Conference Information
Committee WBS IT ISEC  
Conference Date 2021-03-04 - 2021-03-05 
Place (in Japanese) (See Japanese page) 
Place (in English) Online 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Joint Meeting of WBS, IT, and ISEC 
Paper Information
Registration To IT 
Conference Code 2021-03-WBS-IT-ISEC 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Error Performances of Synchronous Optical Code-Division Multiple Access Schemes Using Chip-Pair Codes 
Sub Title (in English)  
Keyword(1) optical CDMA  
Keyword(2) generalized modified prime sequence code  
Keyword(3) chip-pair code  
Keyword(4) optical interference  
Keyword(5) background light  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Tomoko K. Matsushima  
1st Author's Affiliation Polytechnic University (Polytechnic Univ.)
2nd Author's Name Shoichiro Yamasaki  
2nd Author's Affiliation Polytechnic University (Polytechnic Univ.)
3rd Author's Name Kyohei Ono  
3rd Author's Affiliation Polytechnic University (Polytechnic Univ.)
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2021-03-04 10:15:00 
Presentation Time 25 minutes 
Registration for IT 
Paper # IT2020-114, ISEC2020-44, WBS2020-33 
Volume (vol) vol.120 
Number (no) no.410(IT), no.411(ISEC), no.412(WBS) 
Page pp.13-18 
#Pages
Date of Issue 2021-02-25 (IT, ISEC, WBS) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan